Versions Compared

Old Version 5

changes.mady.by.user Sylvain Ménard

Saved on

compared with

New Version Current

changes.mady.by.user Sylvain Ménard

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
Table of Contents
maxLevel1
Include Page
INTPINT:General SectionINT
PINT:General Section

 

Status
colourGreen
titleSPS WORKFLOW
Status
colourBlue
titleSchematic editor WORKFLOW

Introduction

This firmware includes:

  • One eHS x128 Gen5 Solver

  • One Analog Output Mapping and Rescaling (AOMR) module

  • One Analog Input Differential Rescaling (AIR) module

  • One Thermal Losses (TL) module

  • One Saturable Transformer (satXFO) module


LoadIn/DataIn/DataOut mapping


LoadIn

DataIn

DataOut

1

Config eHS

Inputs eHS

eHS Averaged

2

Scenario / Rst eHS = Status

TSDO 1 - eHS 0 to 7

eHS DownSample

3


TSDO 2 - eHS 8 to 15

Digital In 1A - 0 to 7

4

PWM 1A -  0 to 7

TSDO 3 - eHS 16 to 23

Digital In 1A - 8 to 15

5

PWM 1A -  8 to 15

TSDO 4 - eHS 24 to 31

Digital In 1A - 16 to 23

6

PWM 1A -  16 to 23

TSDO 5 - eHS 32 to 39

Digital In 1A - 24 to 31

7

PWM 1A -  24 to 31

TSDO 6 - eHS 40 to 47

Analog In 2A - 0 to 7

8


TSDO 7 - eHS 48 to 55

Analog In 2A - 8 to 15

9


TSDO 8 - eHS 56 to 63

eHS Period Averaged

10


TSDO 9 - eHS 64 to 71

eHS Period DownSample

11


Digital Out 1A - SDO 0 to 7

TimeOn Averaged

12

Config AOMR

Digital Out 1A - SDO 8 to 15

TimeOn DownSample

13

eHS PWM 1 - eHS 24 to 31

Digital Out 1A - SDO 16 to 23

Thermal Losses

14

eHS PWM 2 - eHS 0 to 7

Digital Out 1A - SDO 24 to 31


15

eHS PWM 3 - eHS 8 to 15



16

eHS PWM 4 - eHS 16 to 23



17

Config eHS AIR



18




19


AOMR/ Analog Out 1B -  0 to 7


20


Analog Out 1B -  8 to 15


21

Config Thermal Losses

Analog Out 2B -  0 to 7


22

SFP

Analog Out 2B -  8 to 15


23

Lookup Table Config

eHS PWM 1 -  0 to 7


24


eHS PWM 2 -  8 to 15


25


eHS PWM 3 -  16 to 23


26


eHS PWM 4 -  24 to 31


27


eHS SWG


28




29




30




31




32




33


 Thermal Losses


34


SFP



System Overview

Image RemovedImage Added


Include Page
INTPINT:Extensive I/O compatibility - OP4XXX IOConfig2 (Polymorphism)INT
PINT:Extensive I/O compatibility - OP4XXX IOConfig2 (Polymorphism)


eHS solver

Status
colourGreen
titleSPS Workflow specific

Include Page
INTPINT:SPS - eHS BlockINT
PINT:SPS - eHS Block

Connectivity

Status
colourGreen
titleSPS Workflow specific

Source Type

Source Index

Source Name

Details

Input

0

CPU Input


1

eHS Analog In

Slot 2A - Ch00-15

2

Data stream from SFP #00


3

Sine Wave Generator


Gate

0

Digital Input

Slot 1A - Ch00-31

1

PWM


2

CPU Gating Signal

TSDO 0-32

Status
colourGreen
titleSPS Workflow specific

To contextualize the Input and Gate Configuration table with this firmware configuration, the eHS firmware config tab must be configured with the following custom input source enumeration:

Code Block
{'CPU Model',0,128;'Sine Wave Generator',3,32;'Analog In',1,16;'SFP',2,32}

And this custom gate sources enumeration:

Code Block
{'CPU Model',2,32;'Digital Inputs',0,32;'PWM',1,32}


Include Page
INTPINT:Thermal Losses firmware block sectionINT
PINT:Thermal Losses firmware block section

Communication port configuration for the Thermal Losses (TL) block


Thermal Losses

Data In Port Number

33

Load In Port Number

21

Data Out Port Number

13


Include Page
INTPINT:AOMR firmware block sectionINT
PINT:AOMR firmware block section

Communication port configuration for the Analog Output Mapping and Rescaling (AOMR) block


AOMR - Slot 1B/2B

Version

V2

Data In Port Number

19

Load In Port Number

12


Include Page
INTPINT:AIR firmware block sectionINT
PINT:AIR firmware block section

Communication port configuration for the Analog Input Differential Rescaling (AIR) block


AIR - Slot 2A

Channels

Ch00-15

Load In Port Number

17

AOMR Output

Lane Index

Signal Source

Details

0

eHS Outputs

eHS Y01-128

1

Data Stream from SFP #01



Include Page
INTPINT:SFP Mapping and Communication block sectionINT
PINT:SFP Mapping and Communication block section

Communication port configuration for the SFP mapping and communication block


SFP - Channel 0

Data In Port Number

34

Load In Port Number

22


Include Page
INTPINT:Analog In blockINT
PINT:Analog In block
Include Page
INTPINT:Analog In block sectionINT
PINT:Analog In block section
Include Page
INTPINT:OPAL-Board Analog InINT
PINT:OPAL-Board Analog In

Communication port configuration for the Analog Input (AI) block


Slot 2A 

Channels

Ch00-07

Ch08-15

Data Out Port Number

7

8

Connector Pin Assignment

Please refer to your hardware documentation

Hardware Pin assignment


Include Page
INTPINT:Analog Out blockINT
PINT:Analog Out block
Include Page
INTPINT:Analog Out block sectionINT
PINT:Analog Out block section
Include Page
INTPINT:OPAL-Board Analog OutINT
PINT:OPAL-Board Analog Out

Communication port configuration for the Analog Output (AO) block


Slot 1B

Slot 2B

Channels

Ch00-07

Ch08-15

Ch00-07

Ch08-15

Data In Port Number

19

20

21

22

Connector Pin Assignment

Please refer to your hardware documentation

Hardware Pin assignment


Include Page
INTPINT:Digital In blockINT
PINT:Digital In block
Include Page
INTPINT:Digital In block sectionINT
PINT:Digital In block section
Include Page
INTPINT:OPAL-Board Digital InINT
PINT:OPAL-Board Digital In

Communication port configuration for the Digital Input (DI) block


Slot 1A 

Channels

Ch00-07

Ch08-15

Ch16-23

Ch24-31

Data Out Port Number

3

4

5

6

Connector Pin Assignment

Please refer to your hardware documentation

Hardware Pin assignment


Include Page
INTPINT:Digital Out blockINT
PINT:Digital Out block
Include Page
INTPINT:Digital Out block sectionINT
PINT:Digital Out block section
Include Page
INTPINT:OPAL-Board Digital OutINT
PINT:OPAL-Board Digital Out

Communication port configuration for the Digital Output (DO) block


Slot 1A 

Channels

Ch00-07

Ch08-15

Ch16-23

Ch24-31

Data In Port Number

11

12

13

14

Load In Port Number

4

5

6

7

Connector Pin Assignment

Please refer to your hardware documentation

Hardware Pin assignment