Versions Compared

Old Version 2

changes.mady.by.user Sylvain Ménard

Saved on

compared with

New Version 3

changes.mady.by.user Sylvain Ménard

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


Model name

Back-to-back converter

Model diagram

Inputs (sources)

3

Switches

15

Outputs (measurements)

9

States (L, C, ...)

6

Hardware

OP5707XG

  • Motherboard: X11DPL-i
  • Processor: Intel(R) Xeon(R) Gold 5222 CPU @ 3.80GHz; 8 cores
  • FPGA: Xilinx Virtex™ 7
  • RAM: 32 GB

Software

  • Platform: RT-LAB or HYPERSIM

Minimum license required

eHSx32

Minimum time-step

eHS Gen4: 270 ns

eHS Gen5: coming soon!

...