Page Content
Table of Contents | ||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
...
The subsystem consists of five areas as shown in figure 2:
The blue area (PWM Enable (Module 1, 2)) enables the PWM signals of the inverter modules
The green area (Frequency Reference (Module 1, 2)) is dedicated to adjusting the switching frequency of the inverter modules
The yellow areas (Duty Cycle Reference (Module-1)) and orange (Duty Cycle Reference (Module-2)) areas are used to set individual modulation indexes for each leg of the inverter modules.
The gray area (Signal Monitoring) is the block for receiving and monitoring data from the OPAL-RT simulator
...
The OP5707 IO Interfaceis used to interface the PWMs, voltages, current measurements, and encoder signals
ThePWM_GENERATIONgenerates the PWM signals for the inverter modules based on the modulation index and switching frequency set by the user
...
Connection Diagrams
Note |
---|
Power off equipment before connecting any cable. See the Test Procedure below. |
The connections of the OP5707 to the OP8662 and to the OP8219 are demonstrated in figure 4. The encoder terminal (DB9F) of the dynamometer needs to be connected to the encoder input (DB9F) of the OP8219 to measure the speed and position of the WRIM (DFIG). Connections must be performed as shown in figure 4.
...
Ensure that the Festo inverter modules 8857 are powered on using the 24 V AC voltage provided by the Festo power supply 8525 (figure 10).
...
Ensure that the 120 Ω resistive load Festo 8509 is switched on.
...
The PWM signals are enabled for the 3-phase inverter Festo 8857 modules 1 and 2 by changing the reference from ’0′ to ’1′ (figure 17)
...
The modulation referencereferences for the Festo 8857 inverter is set to ’ should read “0.5′ ” as shown in the following figure for modules 1 and 2. If not, set the references as so.
...
Set thereference frequency to ’4000′ for modules 1 and 2.
...
Anchor | ||||
---|---|---|---|---|
|
Info |
---|
The firmware is provided in themodel below is for OP4512 (AMD Kintex™-7, 325T FPGA) the OP5707/OP5707XG (AMD/Xilinx Virtex™ 7 FPGA VC707) simulators only. For firmware for other compatible OPAL-RT simulators, please contact your local sale representative. |
Attachments | ||||||
---|---|---|---|---|---|---|
|
...