Model name

3-phase 2-level back-to-back converter

Model diagram

Inputs (sources)

6

Switches

12

Outputs (measurements)

6

States (L, C, ...)

7

Hardware

OP4810-IO

  • FPGA: Xilinx Versal VM1302

Software

  • Platform: RT-LAB or HYPERSIM

Minimum license required

eHSx16

Minimum time-step

eHSx16 Standard: 300 ns

eHS High Performance: 95 ns