ADBMS6832

Documentation Home Page Cell Monitoring Device Emulation Add-On for NI VeriStand Home page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

ADBMS6832

The ADBMS6832 is a virtualized integrated circuit designed to mimic the behavior of a real cell monitoring device. Within the VeriStand project, it is represented as a Device item in the configuration tree and is emulated on the FPGA of the Real-Time target upon project deployment. Each ADBMS6832 device in the Ring supports the monitoring of up to 18 battery cells, along with 10 GPIO and 2 General Purpose Analog Inputs (GPA) channels. Passive balancing functionality is also included.

Section Channels

Expand the Device section in the configuration tree to display the following VeriStand channels. Channel values can be dynamically modified during execution.

Some channel values are represented in hexadecimal or binary notation. For detailed instructions, please refer to How to Manage Hexadecimal and Binary Data in VeriStand.

Channel Name

Type

Format

Units

Default

Description

Channel Name

Type

Format

Units

Default

Description

Enable

Input

Binary

 

1

Enables or disables the emulated device during execution.

  • 0 - Device is disabled and bypassed for SPI transmission.

  • 1 - Device is enabled. Normal operation.

CRC Check

Input

Binary

 

1

Enables or disables the cyclic redundancy check (CRC) of the command packet error code (PEC) and data packet error code (DPEC) of the SPI transmissions received by the emulated device.

  • 0 - No CRC check is performed.

  • 1 - CRC checking is enabled. Normal operation.

Port A Enable

Input

Binary

 

1

Enables or disables SPI transmission on the Port A side of the emulated device. Use this channel to simulate a fault in the SPI communication.

  • 0 - SPI transmission is disabled on the Port A side of the device.

  • 1 - SPI transmission is enabled. Normal operation.

Port B Enable

Input

Binary

 

1

Enables or disables SPI transmission on the Port B side of the emulated device. Use this channel to simulate a fault in the SPI communication.

  • 0 - SPI transmission is disabled on the Port B side of the device.

  • 1 - SPI transmission is enabled. Normal operation.

Redundancy Fault

Input

Binary

 

0

Forces a digital redundancy fault on the emulated device and stores a digital redundancy fault code in place of the ADC result.

  • 0 - Digital redundancy check passes.

  • 1 - Digital redundancy check fails.

Selftest Fault

Input

Binary

 

0

Obsolete. This channel does not impact the results of the emulation.

CRC Error

Input

Binary

 

0

Forces a CRC error on the SPI transmissions originating from the emulated device.

  • 0 - Generated device response contains the correct CRC value.

  • 1 - Generated device response contains an incorrect CRC value.

Vref2

Input

Decimal

V

0

Emulates the VREF2 pin of a real device.

VA

Input

Decimal

V

0

Emulates the Analog Power Supply Voltage measurement on the device. The measured value is stored in the VA memory location within Status Register Group B.

VD

Input

Decimal

V

0

Emulates the Digital Power Supply Voltage measurement on the device. The measured value is stored in the VD memory location within Status Register Group B.

Internal Die Temperature

Input

Decimal

°C

0

Emulates the Internal Die Temperature Measurement on the device, in degrees Celsius. The Internal Die Temperature is subsequently used to calculate the ITMP value stored in Status Register Group A.

Vres

Input

Decimal

V

0

Emulates the Resistor Voltage measurement on the device. The measured value is stored in the VRES memory location within Status Register Group B.

VMV

Input

Decimal

V

0

Emulates the V- to V- voltage measurement on the device. The measured value is stored in the VPV memory location within Auxiliary Register Group D.

VPV

Input

Decimal

V

0

Emulates the V+ to V- voltage measurement on the device. The measured value is stored in the VPV memory location within Auxiliary Register Group D.

Cell Measurement x

Input

Decimal

V

0

Emulates the cell voltage measurement of Cell x. This measurement is taken between pin Cx and pin C(x-1) on a real device.

Redundant Cell Measurement x

Input

Decimal

V

0

Emulates the redundant voltage measurement of Cell x. This measurement is taken between pin Sx and pin S(x-1) on a real device.

GPIO x

Input

Decimal

V

0

Emulates pins GPIO1 through GPIO10, GPA11 and GPA12 of a real device.

Open Wire Cx

Input

Binary

 

0

Emulates an open wire between the external cells. This open wire condition can be detected by enabling the OW bits on the ADCV and ADSV commands.

  • 0 - Uninterrupted connection at pin Cx/Sx.

  • 1 - Open wire at pin Cx/Sx.

*On the ADBMS6832 this operation can only be perceived on the redundant voltage cell measurements (Sx Pins) groups.

Open Wire GPIOx

Input

Binary

 

0

Emulates an open wire between the external GPIOs and GPAs (General Purpose Analog Inputs). This open wire condition can be detected enabling the OW bit on the ADAX command.

  • 0 - Open wire operation disabled.

  • 1 - Open wire operation disabled.

Serial ID

Input

Hexadecimal

 

0

Sets the Serial ID (SID) of the emulated device.

To set the Default Value of this channel in the system definition, convert it to decimal notation. See How to Manage Hexadecimal and Binary Data in VeriStand Channels for more information.

Open Wire GPIO PUPx

Input

Decimal

 

0

Defines the value to be detected where a GPIO has been opened ranging from 0V to 5.5V.

*The Pull-up mode (PUP=0 or 1) has to match the bit chosen in the command as well as the input control in order to perform the operation.

Connected GPIO PUPx

Input

Decimal

 

0

Defines the value to be detected where a GPIO has uninterrupted connection ranging from 0V to 5.5V.

*The Pull-up mode (PUP=0 or 1) has to match the bit chosen in the command as well as the input control in order to perform the operation.

STCOMM Reply Command

Input

Hexadecimal

 

0

When the STCOMM command is received from the SPI Master, the value of this channel is written to the COMM register of the emulated device. Map the command communication interface of an external device model, acting as an I2C or SPI slave, to this input channel.

To set the Default Value of this channel in the system definition, convert it to decimal notation. See How to Manage Hexadecimal and Binary Data in VeriStand Channels for more information.

STCOMM Reply Data

Input

Hexadecimal

 

0

When the STCOMM command is received from the SPI Master, the value of this channel is written to the COMM register of the emulated device. Map the data communication interface of an external device model, acting as an I2C or SPI slave, to this input channel.

To set the Default Value of this channel in the system definition, convert it to decimal notation. See How to Manage Hexadecimal and Binary Data in VeriStand Channels for more information.

Last Command Received

Output

Hexadecimal

 

0

Outputs the last command received from the SPI Master.

Command CRC Check

Output

Binary

 

0

Binary flag indicating a Command CRC mismatch in the last transmission received from the SPI Master.

  • 0 - No CRC mismatch detected.

  • 1 - CRC mismatch detected.

Data CRC Check

Output

Binary

 

0

Binary flag indicating a Data CRC mismatch in the last transmission received from the SPI Master.

  • 0 - No CRC mismatch detected.

  • 1 - CRC mismatch detected.

PWM Discharge Control x

Output

Binary

 

0

Outputs the duty cycle of the PWM controlling the balancing switch for cell Cx. The value is represented in 4-bit binary format and corresponds to the PWMCn value. This channel can be mapped to the input of an external cell model to regulate its discharge process.

Discharge Cell x

Output

Binary

 

0

Binary flag outputting the status of DCC bit x in Configuration Register Group B.

  • 0 - DCC bit is not asserted.

  • 1 - DCC bit is asserted. Continuous discharge of Cell x.

WRCOMM Command

Output

Hexadecimal

 

0

Outputs the command stored in the COMM register as a result of the latest WRCOMM command received from the SPI Master. Map this channel to the input of an external device model acting as an I2C or SPI slave.

WRCOMM Data

Output

Hexadecimal

 

0

Outputs the data stored in the COMM register as a result of the latest WRCOMM command received from the SPI Master. Map this channel to the input of an external device model acting as an I2C or SPI slave.

SPI Mode

The SPI Mode of the ADBMS6832 device is user configurable at the Ring level.

Supported Commands

The ADBMS6832 device supports the following SPI commands:

Command

Description

Configuration Register Commands

WRCFGA

Write Configuration Register Group A

WRCFGB

Write Configuration Register Group B

RDCFGA

Read Configuration Register Group A

RDCFGB

Read Configuration Register Group B

Read Cell Voltage Results Registers

RDCVA

Read Cell Voltage Register Group A

RDCVB

Read Cell Voltage Register Group B

RDCVC

Read Cell Voltage Register Group C

RDCVD

Read Cell Voltage Register Group D

RDCVE

Read Cell Voltage Register Group E

RDCVF

Read Cell Voltage Register Group F

RDCVALL

Read All Cell Results

Read Averaged Cell Voltage Results Registers

The emulated device performs cell voltage sampling at the firmware level, meaning that the sampling rates are much higher than the execution rates of the VeriStand CMDE Add-on. For this reason, the Read Averaged Cell Voltage Results Registers will report the same values as the Cell Voltage Results Registers.

RDACA

Read Averaged Cell Voltage Register Group A

RDACB

Read Averaged Cell Voltage Register Group B

RDACC

Read Averaged Cell Voltage Register Group C

RDACD

Read Averaged Cell Voltage Register Group D

RDACE

Read Averaged Cell Voltage Register Group E

RDACF

Read Averaged Cell Voltage Register Group F

RDACALL

Read All Averaged Cell Results

Read S-Voltage Result Registers

RDSVA

Read S Voltage Register Group A

RDSVB

Read S Voltage Register Group B

RDSVC

Read S Voltage Register Group C

RDSVD

Read S Voltage Register Group D

RDSVE

Read S Voltage Register Group E

RDSVF

Read S Voltage Register Group F

RDSALL

Read All S Results

Read Filtered Cell Voltage Result Registers

RDFCA

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter