Documentation Home Page ◇ eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
V2.20 Kintex-7 325T - eHS x64 - PMSM SH - IM - IO Config1
OPAL-RT TECHNOLOGIES
1751 Richardson suite 1060, Montréal QC Canada H3K 1G6
www.opal-rt.com
© 2025 OPAL-RT TECHNOLOGIES All rights reserved
Legend
SPS WORKFLOW
Introduction
This firmware includes:
One eHS x64 Gen4 Solver
One Dual Permanent Magnet Synchronous Machines (PMSM-SH) model
Two Asynchronous Induction Machine (IM) models
One Analog Output Mapping and Rescaling (AOMR) module
One Analog Input Differential Rescaling (AIR) module
One Resolver and Encoder module
LoadIn/DataIn/DataOut mapping
LoadIn | DataIn | DataOut | |
1 | Config eHS | Inputs eHS | eHS Averaged |
2 | Scenario / Rst eHS = Status | TSDO 1 - eHS 0 to 7 | eHS DownSample |
3 | TSDO 2 - eHS 8 to 15 | Analog In 2A - 0 to 7 | |
4 | eHS PWM - 0 to 7 | TSDO 3 - eHS 16 to 23 | Analog In 2A - 8 to 15 |
5 | eHS PWM - 8 to 15 | TSDO 4 - eHS 24 to 31 | Digital In 1A - 0 to 7 |
6 | eHS PWM - 16 to 23 | TSDO 5 - eHS 32 to 39 | Digital In 1A - 8 to 15 |
7 | eHS PWM - 24 to 31 | TSDO 6 - eHS 40 to 47 | Digital In 1A - 16 to 23 |
8 | Config PMSM SH 1/2 | TSDO 7 - eHS 48 to 55 | Digital In 1A - 24 to 31 |
9 | Config IM 1 | TSDO 8 - eHS 56 to 63 | PMSM SH 1/2 |
10 | Config IM 2 | TSDO 9 - eHS 64 to 71 | IM 1 |
11 | IM 2 | ||
12 | Config AOMR | ||
13 | PWM 1B - 24 to 31 | Resolver/Encoder 1/2 | |
14 | PWM 1B - 16 to 23 | Encoder 1/2 Input on RS422 | |
15 | PWM 1B - 8 to 15 | PMSM SH 1/2 | PQ Estimation |
16 | PWM 1B - 0 to 7 | IM1 | |
17 | Config eHS to Machines Mapping | IM1 Mtx | |
18 | Config MechMux | IM2 | |
19 | Config Resolver/Encoder 1/2 Offset | IM2 Mtx | |
20 | Config Resolver/Encoder 1/2 | ||
21 | Config Resolver/Encoder 1/2 PhaseShift | AOMR/Analog Out 2B - 0 to 7 | |
22 | Config Encoder 1/2 Input on RS422 | Digital Out 1B - SDO 24 to 31 | |
23 | Digital Out 1B - SDO 16 to 23 | ||
24 | Digital Out 1B - SDO 8 to 15 | ||
25 | Digital Out 1B - SDO 0 to 7 | ||
26 | Config Encoder 1/2 Output on RS422 | LEDs | |
27 | Config AIR | Analog Out 2B - 8 to 15 | |
28 | eHS SWG | ||
29 | Encoder 1/2 Output on RS422 |
System Overview
Extensive I/O compatibility (Polymorphism)
Listed cards are compatible at the same location
{"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Digital In Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5353 32 Din","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5351 32 Din TTL","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5357 32 Din LVDS","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5358-3 32 Din RS-422","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5358-5 32 Din RS-422","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]}]}],"version":1} | {"type":"doc","content":[{"type":"paragraph","attrs":{"localId":"74e1afede94e"},"content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default","width":1800.0,"localId":"f4d943ac-577d-4dee-b7c5-1a9dc329db6b"},"content":[{"type":"tableRow","attrs":{"localId":"574250b7cfbc"},"content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0],"localId":"f8ee4916bf89"},"content":[{"type":"paragraph","attrs":{"localId":"d56e17d403ff"},"content":[{"text":"Digital Out Mezzanine ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"a1b772299bed"},"content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0],"localId":"c9028372f132"},"content":[{"type":"paragraph","attrs":{"localId":"f5088b12cc3a"},"content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","attrs":{"localId":"62b11a8fafd9"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"d8e4e2e70a53"},"content":[{"type":"paragraph","attrs":{"localId":"ab383a8df722"},"content":[{"text":"OP5360-1 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"bfbc5fab381c"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"1172c56e116f"},"content":[{"type":"paragraph","attrs":{"localId":"86cd412915ca"},"content":[{"text":"OP5360-2 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"db8f9d2b6992"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"c9405f801c77"},"content":[{"type":"paragraph","attrs":{"localId":"5ca0cfacd561"},"content":[{"text":"OP5360-3 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"22753eb4a4bf"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"3252a503ffd2"},"content":[{"type":"paragraph","attrs":{"localId":"290744b81d43"},"content":[{"text":"OP5352 32 Dout TTL","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5352 - 32 Digital Output - TTL","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144664107"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"a4097ca9e489"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"f7d3620861d3"},"content":[{"type":"paragraph","attrs":{"localId":"0a7772851de2"},"content":[{"text":"OP5359 32 Dout","type":"text","marks":[{"type":"link","attrs":{"href":"https://opal-rt.atlassian.net/wiki/pages/viewpageattachments.action?pageId=144657490&preview=/144657490/144774524/OP5359_32_Dig_Output_Module_User_Manual.pdf"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"68a9f5c49098"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"29e8996cbb5b"},"content":[{"type":"paragraph","attrs":{"localId":"6f5830407043"},"content":[{"text":"OP5354 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5354 - 32 Digital Output - 5-30V","versionAtSave":"14"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629272"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"324c384a1a88"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"d1cedef4679f"},"content":[{"type":"paragraph","attrs":{"localId":"4aca23df038b"},"content":[{"text":"OP5355 32 Dout LVDS","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"16c4980042cd"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"7ad9b9d02ece"},"content":[{"type":"paragraph","attrs":{"localId":"d21f7ed79b19"},"content":[{"text":"OP5356-3 32 Dout RS422","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"cd41e8752b5e"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"49960e275644"},"content":[{"type":"paragraph","attrs":{"localId":"e30de1589802"},"content":[{"text":"OP5356-5 32 Dout RS422","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]}]},{"type":"paragraph","attrs":{"localId":"b2f5ae90c0a5"},"content":[{"type":"hardBreak"}]}],"version":1} | ||||
{"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Analog In Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#4c9aff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5340-1 16 Ain","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5340 - 16 Analog Input - 0.4 MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724759"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#4c9aff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5340-2 16 Ain","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5340 - 16 Analog Input - 0.4 MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724759"}}]},{"text":" ","type":"text"}]}]}]}]}],"version":1} | {"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Analog Out Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#b3d4ff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5330-3 16 Aout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5330 - 16 Analog Output at 1MSPS or 8 Analog Output at 2MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144693564"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#b3d4ff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5330-1 16 Aout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5330 - 16 Analog Output at 1MSPS or 8 Analog Output at 2MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144693564"}}]}]}]}]}]}],"version":1} | ||||
|
eHS solver
SPS WORKFLOW SPECIFIC
Connectivity
SPS WORKFLOW SPECIFIC
Source Type | Source Index | Source Name | Details |
|---|---|---|---|
Input | 0 | CPU Input | |
1 | eHS Analog In | Slot 2A - Ch00-15 | |
2 | PMSM SH 1/2 | PMSM1 Ia/PMSM1 Ib | |
PMSM2 Ia/PMSM2 Ib | |||
3 | Sine Wave Generator | ||
4 | Induction Machine 1/2 | IM1 Stator Ia/IM1 Stator Ib/IM1 Rotor Ia/IM1 Rotor Ib | |
IM2 Stator Ia/IM2 Stator Ib/IM2 Rotor Ia/IM2 Rotor Ib | |||
Gate | 0 | CPU Gating Signal | |
1 | PWM | ||
2 | Digital Input | Slot 1A - Ch00-31 |
SPS WORKFLOW SPECIFIC
To contextualize the Input and Gate Configuration table with this firmware configuration, the eHS firmware config tab must be configured with the following custom input source enumeration:
{'CPU Model',0,64;'Sine Wave Generator',3,32;'PMSM',2,4;'IM',4,8}And this custom gate sources enumeration:
{'CPU Model',0,72;'Digital Inputs',2,32;'PWM',1,32}Permanent Magnet Synchronous Machine (PMSM - SH) models
SPS WORKFLOW SPECIFIC
A total of two PMSM (SH) are available and are configured using the Dual PMSM SH block in the CPU model. The following communication ports need to be configured.
SPS Workflow - Dual PMSM Motors SH
Communication port configuration for the Dual PMSM (SH) block
| Dual PMSM Motors SH 1 | |
Machine Label | PMSM 1 | PMSM 2 |
Data In Port Number | 15 | |
Load In Port Number | 8 | |
Data Out Port Number | 9 | |
Induction Machine (IM) model
SPS WORKFLOW SPECIFIC
One IM is available and configured using the Induction Machine block in the CPU model. The following communication ports need to be configured.
SPS Workflow - Induction Machine
Communication port configuration for the Induction Machine (IM) block
IM 1 | IM 2 | |
|---|---|---|
Data In Port Number | 16 | 18 |
Data In Mtx Port Number | 17 | 19 |
Load In Port Number | 9 | 10 |
Data Out Port Number | 10 | 11 |
Resolver and Encoder Outputs
SPS WORKFLOW SPECIFIC
There are resolver/encoder outputs that can be assigned to any of the motors. Resolver excitation can be configured either as internal or external.
The cpuhilsensors_lib/DualAngleSensors_wfaults Simulink block in the figure below is used for configuration of the Resolver/Encoder Out feature. Please refer to the block help and the User Guide for eHS & Machine package for further information.
SPS Workflow - Resolver/Encoder out configuration block
The mapping of the Resolver/Encoder out is achieved with the mapping block below. A total of 5 machine angles can be mapped to any of the 2 Resolvers/Encoders. Follows the correct configuration of the CPU block.
SPS Workflow - Resolver/Encoder mapping block
SPS Workflow - Resolver/Encoder mapping block configuration
Communication port configuration for the Resolver and Encoder block
Resolver/Encoder 1/2 | |
|---|---|
Load In Port Number | 20 |
Offset Load In Port Number | 19 |
PhaseShift Load In Port Number | 21 |
Data Out Port Number | 13 |
Connectivity (Input)
The signals received could be used as external carrier for machine resolver module.
Analog In - Slot 2A - Ch00-01Communication port configuration for the Resolver and Encoder Mapping block
Resolver/Encoder 1/2 | |
|---|---|
Load In Port Number | 18 |
Analog Output Mapping and Rescaling module (AOMR)
AUTOMATIC AND NOT VISIBLE IN SCHEMATIC EDITOR WORKFLOW
There is one AOMR block allowing to configure all 32 analog outputs.
AOMR Master Subsystem (SM) block
Communication port configuration for the Analog Output Mapping and Rescaling (AOMR) block
AOMR - Slot 2B | |
|---|---|
Version | V1 |
Data In Port Number | 21 |
Load In Port Number | 12 |
AOMR Output
Index | Signal Source |
|---|---|
0 | Resolver 1 Sine |
1 | Resolver 1 Cosine |
2 | Resolver 2 Sine |
3 | Resolver 2 Cosine |
4 .. 47 | Not Used |
48 .. 127 | User Defined |
128 .. 191 | eHS Y01 to Y64 |
Analog Input Differential Rescaling module (AIR)
AUTOMATIC AND NOT VISIBLE IN SCHEMATIC EDITOR WORKFLOW
AIR block configures analog inputs for eHS.
AIR block
Communication port configuration for the Analog Input Differential Rescaling (AIR) block
AIR - Slot 2A | |
|---|---|
Channels | Ch00-15 |
Load In Port Number | 27 |
Communication port configuration for the Analog Input (AI) block
Slot 2A | ||
|---|---|---|
Channels | Ch00-07 | Ch08-15 |
Data Out Port Number | 3 | 4 |
Connector Pin Assignment
Please refer to your hardware documentation
Communication port configuration for the Analog Output (AO) block
Slot 2B | ||
|---|---|---|
Channels | Ch00-07 | Ch08-15 |
Data Out Port Number | 21 | 27 |
Connector Pin Assignment
Please refer to your hardware documentation
Communication port configuration for the Digital Input (DI) block
Slot 1A | ||||
|---|---|---|---|---|
Channels | Ch00-07 | Ch08-15 | ||
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter