Documentation Home Page ◇ eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
V2.20 Virtex-7 VC707 - eHS x128 - FD Line- IMwithSAT - IO Config1
OPAL-RT TECHNOLOGIES
1751 Richardson suite 1060, Montréal QC Canada H3K 1G6
www.opal-rt.com
© 2025 OPAL-RT TECHNOLOGIES All rights reserved
Legend
SPS Workflow SCHEMATIC EDITOR WORKFLOWSCHEMATIC EDITOR WORKFLOW WITH SFUNCTION
Introduction
This firmware includes:
One eHS x128 Gen4 Solver
One Frequency Dependent Line (FD Line)
One Quad Generic Machines model with Saturation
One Analog Output Mapping and Rescaling (AOMR) module
One Analog Input Differential Rescaling (AIR) module
LoadIn/DataIn/DataOut mapping
LoadIn | DataIn | DataOut | |
1 | Config eHS | Inputs eHS | eHS Averaged |
2 | Scenario / Rst eHS = Status | TSDO 1 - eHS 0 to 7 | eHS DownSample |
3 | Fd Line | TSDO 2 - eHS 8 to 15 | Digital In 2A - 0 to 7 |
4 | PWM 2B - 0 to 7 | TSDO 3 - eHS 16 to 23 | Digital In 2A - 8 to 15 |
5 | PWM 2B - 8 to 15 | TSDO 4 - eHS 24 to 31 | Digital In 2A - 16 to 23 |
6 | PWM 2B - 16 to 23 | TSDO 5 - eHS 32 to 39 | Digital In 2A - 24 to 31 |
7 | PWM 2B - 24 to 31 | TSDO 6 - eHS 40 to 47 | Digital In 4A - 0 to 7 |
8 | PWM 4B - 0 to 7 | TSDO 7 - eHS 48 to 55 | Digital In 4A - 8 to 15 |
9 | PWM 4B - 8 to 15 | TSDO 8 - eHS 56 to 63 | Digital In 4A - 16 to 23 |
10 | PWM 4B - 16 to 23 | TSDO 9 - eHS 64 to 71 | Digital In 4A - 24 to 31 |
11 | PWM 4B - 24 to 31 | Digital Out 2B - SDO 0 to 7 | Analog In 1B - 0 to 7 |
12 | Config AOMR 0 | Digital Out 2B - SDO 8 to 15 | Analog In 1B - 8 to 15 |
13 | Config AOMR 1 | Digital Out 2B - SDO 16 to 23 | Quad Generic Machine with Saturation |
14 | eHS PWM 2 - eHS 0 to 7 | Digital Out 2B - SDO 24 to 31 | RMS and Power calculation |
15 | eHS PWM 3 - eHS 8 to 15 | Digital Out 4B - SDO 0 to 7 | |
16 | eHS PWM 4 - eHS 16 to 23 | Digital Out 4B - SDO 8 to 15 | |
17 | eHS PWM 4 - eHS 24 to 31 | Digital Out 4B - SDO 16 to 23 | |
18 | Config AIR | ||
19 | AOMR/Analog Out 1A - 0 to 7 | ||
20 | Config Quad Generic Machine with Saturation | Analog Out 1A - 8 to 15 | |
21 | Analog Out 3B - 0 to 7 | ||
22 | LUT config | Analog Out 3B - 8 to 15 | |
23 | RMS and power calculation | AOMR/Analog Out 3A - 0 to 7 | |
24 | SFP config | Analog Out 3A - 8 to 15 | |
25 | eHS PWM 3 - 0 to 7 | ||
26 | eHS PWM 4 - 8 to 15 | ||
27 | eHS PWM 3 - 16 to 23 | ||
28 | eHS PWM 3 - 24 to 31 | ||
29 | eHS SWG | ||
30 | Quad Generic Machine with Saturation | ||
31 | LUT | ||
32 | SFP | ||
33 | TSDO 10 - eHS 72 to 79 | ||
34 | TSDO 11 - eHS 80 to 87 | ||
35 | TSDO 12 - eHS 88 to 95 | ||
36 | TSDO 13 - eHS 96 to 103 | ||
37 | TSDO 14 - eHS 104 to 111 | ||
38 | TSDO 15 - eHS 112 to 119 | ||
39 | TSDO 16 - eHS 120 to 127 | ||
40 | TSDO 17 - eHS 128 to 135 | ||
41 | TSDO 18 - eHS 136 to 143 |
System Overview
Extensive I/O compatibility (Polymorphism)
Listed cards are compatible at the same location (More details)
{"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Digital In Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5353 32 Din","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5351 32 Din TTL","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5357 32 Din LVDS","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5358-3 32 Din RS-422","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#abf5d1","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]},{"text":"OP5358-5 32 Din RS-422","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}},{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5351 - 32 Digital Input - TTL","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724719"}}]},{"text":" ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]}]}],"version":1} | {"type":"doc","content":[{"type":"paragraph","attrs":{"localId":"74e1afede94e"},"content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default","width":1800.0,"localId":"f4d943ac-577d-4dee-b7c5-1a9dc329db6b"},"content":[{"type":"tableRow","attrs":{"localId":"574250b7cfbc"},"content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0],"localId":"f8ee4916bf89"},"content":[{"type":"paragraph","attrs":{"localId":"d56e17d403ff"},"content":[{"text":"Digital Out Mezzanine ","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"a1b772299bed"},"content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0],"localId":"c9028372f132"},"content":[{"type":"paragraph","attrs":{"localId":"f5088b12cc3a"},"content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","attrs":{"localId":"62b11a8fafd9"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"d8e4e2e70a53"},"content":[{"type":"paragraph","attrs":{"localId":"ab383a8df722"},"content":[{"text":"OP5360-1 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"bfbc5fab381c"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"1172c56e116f"},"content":[{"type":"paragraph","attrs":{"localId":"86cd412915ca"},"content":[{"text":"OP5360-2 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"db8f9d2b6992"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"c9405f801c77"},"content":[{"type":"paragraph","attrs":{"localId":"5ca0cfacd561"},"content":[{"text":"OP5360-3 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5360 - 32 Digital Output - 5-15V or 5-30V","versionAtSave":"9"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144662723"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"22753eb4a4bf"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"3252a503ffd2"},"content":[{"type":"paragraph","attrs":{"localId":"290744b81d43"},"content":[{"text":"OP5352 32 Dout TTL","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5352 - 32 Digital Output - TTL","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144664107"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"a4097ca9e489"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"f7d3620861d3"},"content":[{"type":"paragraph","attrs":{"localId":"0a7772851de2"},"content":[{"text":"OP5359 32 Dout","type":"text","marks":[{"type":"link","attrs":{"href":"https://opal-rt.atlassian.net/wiki/pages/viewpageattachments.action?pageId=144657490&preview=/144657490/144774524/OP5359_32_Dig_Output_Module_User_Manual.pdf"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"68a9f5c49098"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"29e8996cbb5b"},"content":[{"type":"paragraph","attrs":{"localId":"6f5830407043"},"content":[{"text":"OP5354 32 Dout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5354 - 32 Digital Output - 5-30V","versionAtSave":"14"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629272"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"324c384a1a88"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"d1cedef4679f"},"content":[{"type":"paragraph","attrs":{"localId":"4aca23df038b"},"content":[{"text":"OP5355 32 Dout LVDS","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"16c4980042cd"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"7ad9b9d02ece"},"content":[{"type":"paragraph","attrs":{"localId":"d21f7ed79b19"},"content":[{"text":"OP5356-3 32 Dout RS422","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]},{"type":"tableRow","attrs":{"localId":"cd41e8752b5e"},"content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#ffbdad","rowspan":1,"colwidth":[680.0],"localId":"49960e275644"},"content":[{"type":"paragraph","attrs":{"localId":"e30de1589802"},"content":[{"text":"OP5356-5 32 Dout RS422","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5355-OP5356 - 32 Digital Output - RS422 or LVDS","versionAtSave":"6"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144629140"}}]}]}]}]}]},{"type":"paragraph","attrs":{"localId":"b2f5ae90c0a5"},"content":[{"type":"hardBreak"}]}],"version":1} |
{"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Analog In Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#4c9aff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5340-1 16 Ain","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5340 - 16 Analog Input - 0.4 MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724759"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#4c9aff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5340-2 16 Ain","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5340 - 16 Analog Input - 0.4 MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144724759"}}]},{"text":" ","type":"text"}]}]}]}]}],"version":1} | {"type":"doc","content":[{"type":"paragraph","content":[{"type":"hardBreak"}]},{"type":"table","attrs":{"layout":"default"},"content":[{"type":"tableRow","content":[{"type":"tableHeader","attrs":{"colspan":1,"background":"#000000","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Analog Out Mezzanine","type":"text","marks":[{"type":"textColor","attrs":{"color":"#ffffff"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"Compatible Mezzanine Modules","type":"text","marks":[{"type":"strong"}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#b3d4ff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5330-3 16 Aout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5330 - 16 Analog Output at 1MSPS or 8 Analog Output at 2MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144693564"}}]}]}]}]},{"type":"tableRow","content":[{"type":"tableCell","attrs":{"colspan":1,"background":"#b3d4ff","rowspan":1,"colwidth":[680.0]},"content":[{"type":"paragraph","content":[{"text":"OP5330-1 16 Aout","type":"text","marks":[{"type":"link","attrs":{"__confluenceMetadata":{"spaceKey":"PHDGD","isRenamedTitle":true,"linkType":"page","contentTitle":"OP5330 - 16 Analog Output at 1MSPS or 8 Analog Output at 2MSPS","versionAtSave":"3"},"href":"https://opal-rt.atlassian.net/wiki/spaces/PHDGD/pages/144693564"}}]}]}]}]}]}],"version":1} |
eHS solver
sps workflow specific
Connectivity
sps workflow specific
Source Type | Source Index | Source Name | Details |
|---|---|---|---|
Input | 0 | CPU Input | |
1 | eHS Analog In | Slot 1B - Ch00-15 | |
2 | Quad Generic Machine | IM1 Stator Ia/IM1 Stator Ib/IM1 Rotor Ia/IM1 Rotor Ib | |
IM2 Stator Ia/IM2 Stator Ib/IM2 Rotor Ia/IM2 Rotor Ib | |||
IM3 Stator Ia/IM3 Stator Ib/IM3 Rotor Ia/IM3 Rotor Ib | |||
IM4 Stator Ia/IM4 Stator Ib/IM4 Rotor Ia/IM4 Rotor Ib | |||
3 | Sine Wave Generator | ||
4 | Look Up Table | ||
5 | Data Stream from SFP #00 | ||
6 | Frequency Dependent Line | ||
Gate | 0 | CPU Gating Signal | |
1 | PWM | ||
2 | Digital Input | Slot 2A - Ch00-31/Slot 4A - Ch00-31 |
sps workflow specific
To contextualize the Input and Gate Configuration table with this firmware configuration, the eHS firmware config tab must be configured with the following custom input source enumeration:
{'CPU Model',0,128;'Analog In',1,16;'GM',2,16;'Sine Wave Generator',3,32;}And this custom gate sources enumeration:
{'CPU Model',0,72;'Digital Inputs',2,64;'PWM',1,32}Quad Generic Machine model (GM)
A total of four Induction Machines (IM) are available and configured using Generic Machine block in the eFPGAsim library.
Schematic Editor Workflow - Generic Machine block
SPS Workflow - Generic Machine block
Communication port configuration for the Quad Generic Machine (GM) block
| Quad Generic Machine | |||
Machine Label | IMwithSAT 1 | IMwithSAT 2 | IMwithSAT 3 | IMwithSAT 4 |
Data In Port Number | 30 | |||
Load In Port Number | 20 | |||
Data Out Port Number | 13 | |||
Connectivity (Input)
The signals received could be used as external carrier for machine resolver module.
Analog In - Slot 2A - Ch00-01Encoder Output
Encoder outputs are sent to
Digital Out - Slot 2BEncoder 1 | Encoder 2 | |
|---|---|---|
A | Ch00 | Ch04 |
B | Ch01 | Ch05 |
Z | Ch02 | Ch06 |
Power calculation module
SPS WORKFLOW SPECIFIC SCHEMATIC EDITOR WORKFLOW WITH SFUNCTION
RMS and power calculation for all circuit measurements is configured using the “Power Measurement Controller” block in the CPU model.
For more documentation on the block see : https://opal-rt.atlassian.net/wiki/spaces/PFPET/pages/65835684/CPU+Power+Measurement+Configuration+-+efs+Monitoring+cpuPowerBlock
Communication port configuration for the Power calculation block
RMS | |
|---|---|
Load In Port Number | 23 |
Data Out Port Number | 14 |
Analog Output Mapping and Rescaling module (AOMR)
AUTOMATIC AND NOT VISIBLE IN SCHEMATIC EDITOR WORKFLOW
There is one AOMR block allowing to configure all 32 analog outputs.
AOMR Master Subsystem (SM) block
Communication port configuration for the Analog Output Mapping and Rescaling (AOMR) block
AOMR - Slot 1A/3B | AOMR - Slot 3A | |
|---|---|---|
Version | V2 | |
Data In Port Number | 19 | 23 |
Load In Port Number | 12 | 13 |
AOMR Output
Lane Index | Signal Source | Details |
|---|---|---|
0 | eHS Outputs | eHS Y01-128 |
1 | Quad Generic Machine AnalogOut | |
2 | Data Stream from SFP #01 |
Communication port configuration for the Analog Input Differential Rescaling (AIR) block
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter