Documentation Home Page ◇ eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
Using eHS with Schematic Editor
This page focuses on our main workflow based on our brand new Schematic Editor.
- Quick start guide : Run a model on FPGA using the Schematic Editor
- Quick start guide : Update a model on FPGA using the Schematic Editor
- User Notifications from FPGA Power Electronic Toolbox
- How to integrate eHS Block in your Simulink model
- FPGA-based Power Electronics Toolbox Produced Content
- How to tune eHS solver specific parameters
- eHS Gen4 solver
- eHS Gen5 solver
- How to choose discretization Method (Pade5 and Backward Euler)
- How to choose Solver Strategy (Smallest Time Step vs Lowest Latency)
- How to choose switch model (Pejovic and Quasi-supra)
- How to achieve accurate results with switching components using interpolation
- How to tune single switch parameters (Rdamp and Relax)
- How to tune two- and three-level switches (Prediction and Relaxation)
- How to integrate a firmware containing external models in the Schematic Editor
- How to tune machine snubbers
- eFPGASIM with RT-XSG Module - Rules and recommendations
- How to connect digital signals to eHS Gating Inputs with Schematic Editor
- How to create FPGA-based Custom Model compatible with Schematic Editor workflow
- How-to decouple eHS Gen5 circuit to improve minimum time step
- Discrepancies between single switches
- How to configure a generalized mutual inductance
- How to change the chassis of an Hypersim example model
, multiple selections available,
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter