Documentation Home Page RT-LAB Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

OP5110-5120 Analog Out

Block

Mask

Description

The OP5110-5120 Analog Out block is a digital-to-analog block for the OP512x family of boards, formerly named OPHSDIO boards.[No bitstreams are presently available with the Analog Output feature for the OP5110 boards]

The setup for D/A conversion consists in one or several D/A modules (OP5330 modules), installed on a carrier (OP5220 carrier, or 'passive' carrier), connected via40-pin cables to the 40-pin internal connectors of an OP5110 PCI board. The 40-pin connectors are labeled JP3 to JP6.

Each of the JP3 to JP6connectors typically drives one D/A module, that can be installed either on slot A or on slot B of a passive carrier. Since the firstOP5110 bitstreams did support only theJP3 connector for D/A conversions, the initial block layout referred to the carrier slot A or B. Starting with RT-LAB v7.2, some bitstreams support more than one JPx connector, and thus more than one D/A module, so the block layout was changed in order to refer directly to theJPx connector instead of the module location on one carrier. The 'card type' mask parameter (see below) automatically deactivates the mask items related to the JPx connectors which are not available for driving a D/A module for the selected bitstream.

Hardware synchronizationSince the D/A conversions are latched at the end of the calculation step, the OPHSDIO Analog Output block must be used in conjunction with an OpSync OPHSDIO block, and the model must be run in Hardware Synchronized mode.
Control of the output connector

The OP511x boards have two sets of connectors: 4 on-board 40pinconnectors, and 2 external 80-pin connectors. The selection of the connectors is done by the choice of the Connector parameter of the OP5110-5120 OpSync block. However, the block layout always refer to the JP3-JP6 nomenclature for the module selection. The OP5110 board User Manual gives the equivalence between the IO lines on the JP3-JP6 internal connectors and the JP2external connectors.

Parameters

Target environmentSelect between RT-LAB and xPC Target.
CardType

Select the board type on this list. Each entry of the list specifies a board number, a device ID, and when applicable, the former name of the board. The device ID of the board selected must match a board installed on the target computer otherwise an error is returned.

On a Red Hat system, the deviceID of a board is specified in the name of the bitstream programmed in this board.

On a xPC Target, the device ID is obtained with the command getxpcpci all.

PCI slot (-1:autosearch)

This option is only available for xPC Target environment.

If only one OP5110 board is present in the xPC target PC, enter

-1

to automatically locate the board.

If two or more boards of this type are in the target PC, enter the bus number and the PCI slot number of the board associated with this driver block.Use the format [BusNumber, SlotNumber]. To determine the bus number and thePCI slot number, in the MATLAB command window, type:

getxpcpci all

Board index

Enter the board index of the card [see board index limitations in the characteristics section below]

Use DAC module connected to JP3: Check this box if the JP3 connector is connected to aD/A module.

Selection of channels[0 ..15]

Enter the vector of channel numbers, from the D/A module connected to JP3, to be monitored by this block. The channel numbers, in the range [0-15], can be entered in any order and must appear only once in the list.

Use DAC module connected to JP4: Check this box if the JP4 connector is connected to aD/A module.

Selection of channels[0 ..15]

Enter the vector of channel numbers, from the D/A module connected to JP4, to be monitored by this block. The channel numbers, in the range [0-15], can be entered in any order and must appear only once in the list.

Use DAC module connected to JP5: Check this box if the JP5 connector is connected to aD/A module.

Selection of channels[0 ..15]

Enter the vector of channel numbers, from the D/A module connected to JP5, to be monitored by this block. The channel numbers, in the range [0-15], can be entered in any order and must appear only once in the list.

Use DAC module connected to JP6: Check this box if the JP6 connector is connected to aD/A module.

Selection of channels[0 ..15]Enter the vector of channel numbers, from the D/A module connected to JP6, to be monitored by this block. The channel numbers, in the range [0-15], can be entered in any order and must appear only once in the list.

Inputs

At each calculation step of the model, the block writes to the output channels the data provided by the model through the inports of the block. The input values must be in volts and in the range [-17.45, +17.45V]. The D/A modules connected to the output channels via the passive carrier then receives this data and perform the Digital-to-Analog conversions.

Three sets of input values must be specified for each DAC controller:

JPx_resetValues that will be written to the analog out channels when the reset button is hit.
JPx_pauseValues that will be written to the analog out channels when the model is in pause mode, that is at initialization or when the pause button is hit.
JPx_runValues that will be written to the analog out channels at each time step.

The latch of the outputs is synchronized with the beginning of each time step of the model, so this block must be used in conjunction with an OP5110-5120 OpSync block and is supported in hardware synchronized mode ONLY.



Note: to ensure that the pause and reset values be properly written out, it is recommended to set these values in the model subsystem that contains the OP5110-5120Analog Out block, and not to provide them from the console subsystem.


Outputs

This block has no outputs.

Characteristics and Limitations

Deprecated Bitstreams

OP5110 bitstreams with device Id 0x16 and 0x19, as well as OP5120bitstream with device Id 0x13 are deprecated since RT-LAB v7.2. These bitstreams are obsolete and should be replaced by newer bitstreams, please contact Opal-RT if you need to update your system.

Board Index Limitations

On the PCI boards (OP511x family), the board index is user-selectable in the range [12-15], via the jumpers JP8 on the board:

Connector Pin Assignments

OP5110 boards usually ship with custom-made cables adapted to the signal conditioning required by the system they are to be connected to. Please refer to the documentation of your system for your specific connector pin assignment. If you need to prepare your own custom cable, please refer to the connector pin assignment table.

Deactivation of Stored Calibration Values

For debugging purpose, it is possible to bypass the application of the EEPROM-stored calibration values by setting the user variableOPHSDIO_AOUT_NOCALIB to ON. To reenable the calibration, remove the user variable.

Direct FeedthroughNo
Discrete sample timeNo
XHP supportYes
Work offlineNo

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323