Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

Page Content

Table of Contents
maxLevel6
minLevel1
include
outlinefalse
indent
excludePage Content
stylenone
typelist
printabletrue
class

Your system was fully tested at the factory. However, you can execute the tests to check if all is functioning as expected and get familiar with RT-LAB and your system. This step is optional.

Panel
panelIconId1f4cc
panelIcon:pushpin:
panelIconText📌
bgColor#FFEBE6

REMINDER
As a customer, don’t forget to register to your FREE full training programs for RT-LAB,ARTEMiS and eHS. Details here.

Execute a Simple Functional Test and Demo

For a simple functional test of your system, you can execute one of the model examples provided as demos.
For example, you can load and execute the “rtdemo1” demo model, which is a PID controller. This model does not use the I/Os of your system.
If this model is running as expected, you know that your system basic configuration is correct.

The procedure is explained in this page of the RT-LAB user documentation: https://opal-rt.atlassian.net/wiki/x/MoiPC

...

We provide you a project file containing the integration test model used to test your system in the factory.

Info

Please refer to this page in the RT-LAB user documentation for details: https://opal-rt.atlassian.net/wiki/x/_QiPC

Note

The project includes the bitstream you need to use in your models.

Note that in the overall OPAL-RT user documentation, the words “bitstream” and “firmware” are used as synonyms.

Download, on your PC, the project file below, that includes the integration test model file.

...

To validate the model, each output connector (digital or analog) should be physically connected to the corresponding input connector in order to read the signals received.
They can be connected all at once, or one at the time.

Connect the I/O

...

Cables

Use the loopback flat ribbon cable IDC40 cable IDC40 to DB37M and the loopback board DB37, 40 positions with Vuser. See this page.

Note

Before connecting the cables, make sure that the voltages or other electrical specifications are compatible with OPAL-RT DB37/DB9 specifications of I/O modules modules OP5330, OP5342 and, OP5369. See section OP4512 I/O System for all DB37 and DB9 pin assignment.

Refer to these pages for more details

...

Once the model downloaded, follow these instructions to use the model.
The main steps are described below. See this RT-LAB user documentation for details.
Also, don't don’t forget to view our video tutorials RT-LAB - Real-Time Simulation Systems Fundamentals and register for your FREE online self-pace e-Learning learning courses.

  • Use the current workspace or use an existing workspace or create a new workspace in RT-LAB.

  • Import the integration project with the integration test model in RT-LAB:

    • Click File > Import

    • Select General > Existing Projects into Workspace

    • Choose Select archive file, then click the Browse button

    • Select the downloaded zip file and click Open, then click Finish

  • Build the integration test model:

    • In the “HIL2GO_100_integration_test” tree, click Models.

    • Right click on IO_test and select Simulation > Build configurations…

      image-20241108-184803.png

    • Select your target (simulator) in the drop-down list “Development Node: on OPAL-RT (x64-based)

    • Click OK.

      image-20241108-185027.png

    • The model start building up. When done, the build log can be viewed under the Compilation tab in the bottom right panel.

    • Load the model.

    • Execute the model.

    • Use the MATLAB Simulink console to view signals and check if all the inputted signals corresponds to the outputted signals. See the sections below.

...

Expand
title🟢 EXAMPLE 1: Click to expand and view the PWM in example

PWM in - Pulse-width modulation digital in
Path to this view: IO_test/SC_Console/OP4512/GR1A DIN_DOUT (CH00-31)/PWMI CH08PWMI CH08-15

image-20241031-151002.png
Expand
title🟢 EXAMPLE 2: Click to expand and view the TSD in example

TSD in - Time-Stamped Digital Input

Path to this view: IO_test/SC_Console/OP4512/GR1A DIN_DOUT (CH00-31)/TSDI CH00TSDI CH00-07

image-20241031-155937.png
Expand
title🟢 EXAMPLE 3: Click to expand and view the QEIO Encoders example

QEIO Encoders (loopback slots 3Aslots 3A&B)
Quadrature Encoder Interface

Path to this view: IO_test/SC_Console/OP4512/GR3AB QEIO (00-01)
Note: Open the scope windows

image-20241031-164009.pngimage-20241031-163913.png

...

Expand
title🟢 EXAMPLE: Click to expand and view the Analog In example

Analog in

Path to this view: IO_test/SC_Console/OP4512/GR2A AIN (CH00-15)
Note: Open the scope window for each input block.

image-20241031-161259.pngimage-20241031-161424.png

Execute the eHS Test Model

We provide you below a project file containing a test model using eHS FPGA-based power electronics toolbox.
Download it on your PC.

Attachments
uploadfalse
oldfalse
patternsHIL2GO_100_eHS_SE_test_project.zip

To run the model and test the eHS functionalities, the steps are the same as the ones explained in the Execute the Integration Test Model (Loopback Test) section above.
Please refer to this section for detailed instructions.

What Is the eHS Test Model (eHS Loopback Test)

The eHS test model is a loopback model that outputs analog signals from the simulator DB37 I/Os connectors to analog inputs of DB37 I/Os connectors, and passing thought an eHS block in between.
Signal readouts are viewed through the scopes of the MATLAB Simulink console of the model.
If the outputted signals can be read in the console, it means that the signals were transmitted successfully through the eHS block.

The content of the eHS test block can be viewed in the project eHS test model. Expand the section below to view some screen captures.

Expand
title🟠 Expand to view screen captures of the eHS test model

image-20241118-171005.pngImage Addedimage-20241118-194428.pngImage Addedimage-20241118-194531.pngImage Addedimage-20241118-194733.pngImage Addedimage-20241118-194938.pngImage Addedimage-20241118-210448.pngImage Added

Connect the I/O Cables

To validate the eHS test model, the analog output connector should be physically connected to the corresponding input connector to read the signals received.
For this bundle, analog outputs are on connector P1 of Group 2 - Section B (2B-P1) and analog inputs are on connector P1 of Group 2 - Section A (2A-P1).

Use the eHS Test Model

  1. Import the eHS bitstream configuration file in Schematic Editor by following the instructions is the next section.

  2. Connect the analog outputs to the analog inputs using the I/O cables as described inthis section:

    1. Import the project with the eHS test model in RT-LAB

    2. Build the test model

    3. Load the test model in the simulator

    4. Execute the model

    5. Observe the Aout feedback on the Ain using the eHS test model. Expand the section below to see how.
      If the signals can be read in the console, it means that the signals were transmitted successfully thought the eHS block and that eHS is functioning and configured correctly.

Expand
title🟢 EXAMPLE: Click to expand and view the Analog In example

Analog in

Path to this view: IO_test/SC_Console/OP4512/GR2A AIN (CH00-15)
Note: Only one block of 8 analog inputs is used due to the maximum I/O limitations of the minimum eHSx16 default configuration.

image-20241118-221919.pngImage Addedimage-20241118-222651.pngImage Added
Panel
bgColor#E3FCEF

NEXT STEP > it’s up to you. You may want to: