Documentation Home Page ◇ Power Electronics Add-On for NI VeriStand Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

How to Troubleshoot Deployment Errors Using Real Time Target Logs

Owned by Sylvain Ménard
Last updated: Aug 30, 2023 by Pierre-Luc Renault

During system definition deployment, the VeriStand engine collects and records information in a log file saved on the real time target. Real Time Target Logs can provide valuable clues about the state of the Power Electronics Add-On in the event of a deployment or run-time error.  The procedure below describes how to obtain the log files and analyze them.

Procedure

Real Time Target Log messages can be viewed directly in the VeriStand editor using the steps described on the NI VeriStand Help page Viewing Real-Time Target Logs. This feature is available in VeriStand 2021 and up. For older versions of VeriStand, the information can be viewed by transferring the log file from the real time target to the host PC:

  1. Open the NI Measurement and Automation Explorer (NI MAX).

  2. In the configuration tree, expand Remote Systems and locate your Real Time PXI target.

  3. Right-click the target and click File Transfer to navigate the target files over FTP.

  1. Navigate to /c/ni-rt/NIVeriStand/Logs/ and identify the desired log file using the date in the file name: VeriStand Engine Log <Date>.txt.

  2. Open the file to view its contents or copy them to a local text file.

Status messages originating from the Power Electronics Add-On can be identified by the text PEA: at the start of the line. The sample log below was generated after the successful deployment of the PMSM VDQ Local Control example model:

System awaiting new configuration from client. Finalizing DAQ devices... Finalizing FPGA devices... Finalizing data sharing devices... Finalizing models... Unloading system definition... VeriStand Engine idle. Awaiting command... VeriStand Engine idle. Awaiting command... VeriStand Engine idle. Awaiting command... Preparing to run system definition... Loading /c/ni-rt/NIVeriStand/SystemDefinitionData.nivscfg System Definition Details ----------------------------- Name: Dual PMSM VDQ Local Control Version: 1.0.0.25 Description: ----------------------------- Loading parameter file : /c/ni-rt/NIVeriStand/ParameterData.nivsparam Loaded 0 calibrations. Initializing DAQ devices... Initializing DAQ waveform tasks... Initializing engine timing sources... Initializing FPGA devices... Initializing inline custom devices... PEA: Engine initializing... PEA: Hardware Configuration found at: /c/ni-rt/NIVeriStand/Custom Devices/Power Electronics Add-On/configurations/eHSx64_Dual_PMSM_VDQ_IO_7868R PEA: FPGA Resources found in Target: FPGA0 PEA: FPGA bitfiles SUCCESSFULLY loaded PEA: Initialization SUCCESSFUL for LLFI with FPGA Interface Name: "Low Latency Interface" on Target: "FPGA0" with Interface Type: "None" and Start Index: "0". PEA: Initialization SUCCESSFUL for Aomc with FPGA Interface Name: "Aomc_AoMapping" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for Aimc with FPGA Interface Name: "Aimc_AiMapping" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for BooleanMapping with FPGA Interface Name: "BooleanMapping_DoMapping" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for NumericMapping with FPGA Interface Name: "NumericMapping_WaveformMapping" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for BooleanControlX128 with FPGA Interface Name: "BooleanControlX128_EhsSwitchConstants" on Target: "FPGA0" with Interface Type: "LLFI Memory03" and Start Index: "0". PEA: Initialization SUCCESSFUL for BooleanControlX32 with FPGA Interface Name: "BooleanControlX32_DoConstants" on Target: "FPGA0" with Interface Type: "Read-Write Controls" and Start Index: "0". PEA: Initialization SUCCESSFUL for BooleanIndicatorX32 with FPGA Interface Name: "BooleanIndicatorX32_DigitalInputsIndicator" on Target: "FPGA0" with Interface Type: "Read-Write Controls" and Start Index: "0". PEA: Initialization SUCCESSFUL for Fxp20:5IndicatorX32 with FPGA Interface Name: "Fxp20:5IndicatorX32_AnalogInputsIndicator" on Target: "FPGA0" with Interface Type: "Read-Write Controls" and Start Index: "0". PEA: Initialization SUCCESSFUL for SglAsU32ControlX64 with FPGA Interface Name: "SglAsU32ControlX64_EhsSourceConstants" on Target: "FPGA0" with Interface Type: "LLFI Memory01" and Start Index: "0". PEA: Initialization SUCCESSFUL for SglAsU32ControlX32 with FPGA Interface Name: "SglAsU32ControlX32_AoConstants" on Target: "FPGA0" with Interface Type: "Read-Write Controls" and Start Index: "0". PEA: Initialization SUCCESSFUL for SglAsU32IndicatorX64 with FPGA Interface Name: "SglAsU32IndicatorX64_EhsMeasurements" on Target: "FPGA0" with Interface Type: "LLFI Memory00" and Start Index: "0". PEA: Initialization SUCCESSFUL for PwmMeasurementsIndicatorX32 with FPGA Interface Name: "PwmMeasurementsIndicatorX32_PwmMeasurements" on Target: "FPGA0" with Interface Type: "Read-Write Controls" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for DualPmsmBldcIndicator with FPGA Interface Name: "DualPmsmBldcIndicator_DualPmsmVdqOutputs" on Target: "FPGA0" with Interface Type: "LLFI Memory02" and Start Index: "0". PEA: Initialization SUCCESSFUL for SinewaveGenerators with FPGA Interface Name: "SinewaveGenerators_Sinewaves" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for SpwmGenerators with FPGA Interface Name: "SpwmGenerators_Spwms" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for PwmGenerators with FPGA Interface Name: "PwmGenerators_Pwms" on Target: "FPGA0" with Interface Type: "LLFI Memory00" and Start Index: "3". PEA: Initialization SUCCESSFUL for DualPmsmBldc with FPGA Interface Name: "DualPmsmBldc_DualPmsmVdqSolver" on Target: "FPGA0" with Interface Type: "LLFI Memory00" and Start Index: "0". PEA: Initialization SUCCESSFUL for EhsX64Gen4 with FPGA Interface Name: "EhsX64Gen4_EhsSolver" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Initialization SUCCESSFUL for CrioWaveform with FPGA Interface Name: "CrioWaveform_CrioWaveforms" on Target: "FPGA0" with Interface Type: "DMA FIFO" and Start Index: "0". PEA: Async started... PEA: Engine SUCCESSFULLY initialized. Initializing data sharing devices... Initializing models... Synchronizing Timed Structures: Controller_HP ControllerWatchdogLoop Controller_LP Controller_VoltPerHertzController MODEL LOOP Synchronization Timeout: 120000 ms Starting asynchronous custom device loops... Starting model execution loops... Using Normal Decimation... Starting DAQ DIO loops... Starting DAQ waveform task loops... Initializing Primary Control Loop... Running system definition... Target: Controller System definition: Dual PMSM VDQ Local Control Version: 1.0.0.25 Description: Creator: Start time: 11:24:53 PM 01/04/2023 PEA: Engine starting... PEA: Engine SUCCESSFULLY started. Starting Inline Custom Devices... Primary Control Loop initialization complete. PEA: Engine Async SUCCESSFULLY triggered. PEA: Hardware interface Read-Write Control process started on CPU 0 with requested loop rate of 500 us... PEA: Hardware interface DMA FIFO process started on CPU 1 with requested loop rate of 500 us... PEA: Waveform acquisition process started with 1 Waveform Engines... PEA: Hardware interface Low Latency Interface process (Mode: VI Ref) (FPGA0) started on CPU 2 with requested loop rate of 100 us... Data Processing Loop started... Controller_VoltPerHertzController MODEL LOOP loop started... Primary Control Loop started...

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323