Documentation Home Page RT-LAB Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

RT-LAB | Release Notes 2020.3

Features & Enhancements


  • Support of targets with more than 32 cores

  • Changed error message when the number of cores allocated for the model is not enough

  • Added notification that 'BlockReduction' parameters are set to on in a model

  • LabVIEW: Panels are deactivated by default when running a model on the new OS. (To make them available, add the environment variable: RTLAB_FORCE_LABVIEW_PANELS_ACTIVATION  to 1)

  • LabVIEW: Changed version of LabVIEW panels in example model to 2013 (instead of 2017)

  • MinGW 9.2: Automatically installed with RT-LAB installer

  • MinGW 9.2: Default compiler for Windows simulation

  • Model Compilation: Improved time spent in 'code generation' by specifying the following variables PARAM_VECTOR_SIZE_LIMIT et SIGNALS_VECTOR_SIZE_LIMIT

  • Model Compilation: Improved time spent in 'Signal database creation'

  • Removed 'Exit and reconfigure for 10.x' from the File menu of RT-LAB

  • Dinamo is no longer supported

  • Documentation: Updated 'Analog Out' documentation

  • Documentation: Updated internal help links of RT-LAB

  • Python RT-LAB API: Reset frame configuration of a signal group, after a disconnection, in order to not use the previous configuration entered

  • Python RT-LAB API: Support for Python 3.8 for RT-LAB & Datalogger Python API

  • Removed obsolete OP5110-5120, OP5130 and ML506xsg I/O blocks

  • Removed obsolete OHCI real-time communication link type

  • CAN: added the option to activate or deactivate connection points for status and flags

  • OPAL-RT Board: Bitstream of FPGA is reloaded only when the configuration parameters impose it

  • Orchestra TCP: The first set of features implemented

  • EtherCAT Master: Added support for Beckhoff FC1100 card

  • Added validation for the network interface when executing models using C37.118 Master/Slave, IEC61850, Modbus Master/Slave, SCPI or TCP-UDP protocols on Windows

  • Removed support for SigWire-based FPGAs

Bug Fixes


  • Improved CAN dbc import

  • Optimized memory used by RT-LAB

  • Fixed bug related to Recorders when renaming subsystem

  • Fixed IO duplicate in Project Explorer of RT-LAB

  • Fixed crash when closing a project or RT-LAB

  • Removed configuration of a removed Recorder

  • Fixed manual subsystem assignment, when using Dolphin card

  • Target: Fixed target status displayed

  • Target: Fixed reboot or shutdown of a target from RT-LAB

  • Model Compilation: Force model separation when changing the compiler

  • ScopeView: Fixed ScopeView help opening

  • LabVIEW: Fixed frozen of panels when having more than one

  • LabVIEW: Fixed RT-LAB crash when opening/closing panels

  • LabVIEW: Fixed Start/Close of RT-LAB when using the panels

  • Python RT-LAB API: Fixed bugs when creating two 'SignalGroup' object to the same recorder

  • CAN: Fixed gain not being applied for reception messages

  • CAN: Fixed minimum value missing when importing a DBC file

  • CAN: Fixed the issue with bit data types

  • OPAL-RT Board/MMC: Fixed which connection points appear for each MMC item

  • OPAL-RT Board: Fixed behavior when input connections are not used in the same subsystem as output connections

  • Modbus Slave: Fixed usage of Float32 data type for Holding Registers

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | | +1 514-935-2323