Block

Mask

Description

The OpCtrl OP7160EX1 block provides an interface to the Opal-RT OP7160 card via the PCIe bus. The OP7160 card holds a Xilinx Virtex-6 FPGA chip and can control up to 256 I/O lines.

The OP7160 is reconfigurable. Bitstreams for this card are produced using the Opal-RT RT-XSG product, version 1.3 or higher. The OpCtrl OP7160EX1 block allows the user to specify which OP7160 bitstream is required by the model. Programming of the flash memory of the card is performed accordingly before model loading, using the flash_update utility.

The OpCtrl OP7160EX1 block controls the synchronization mode of the OP7160. The OP7160 synchronization unit is fully compatible with other Opal-RT hardware synchronized cards (OP5110, OP5130-XSG, etc.) and is supported by the OpConfigSync block for easy synchronization source specification in multi-cards models.

Data transfers to and from the card as well as data pre- and post- processing are not performed with the OpCtrl OP7160EX1 block, but via a block set of function blocks. Raw data transfers are performed using the OP7160EX1 DataIn Recv block (for data transfers from the card to the model) and OP7160EX1 DataOut Send block (for data transfers from the model to the card). Other functionality blocks include data pre- and post-processing and are used for exchanging data with OP7160 Analog I/Os and Digital I/Os blocks supported in RT-XSG.

The OpCtrl OP7160EX1 block is also used to set the simulation state on the Opal-RT OP7160 card. During the simulation, an RT-LAB model with the OP7160 card passes through 4 states: LOAD, PAUSE, EXECUTE and RESET. The OpCtrl OP7160EX1 block sends the current state to the OP7160 card through the PCIe bus. For more information, check the Model State Example

Only one OpCtrl OP7160EX1 block must be found in one model for each OP7160 card used in the model. In multi-subsystem models, use OpLnk OP7160EX1 blocks in other subsystems sharing the same OP7160 card.

Note: The OpCtrl OP7160EX1 block requires that the model be run in Hardware Synchronized and XHP mode.

Parameters

Bitstream Filename for Slot (Number): if "Secondary used for Simulation" option is checked, this parameter specifies the name of the (Number) bitstream. Please note that the name of a Bitstream file name should match the board type and the slot number.
Controller Name	This parameter enables the binding between this OpCtrl OP7160EX1 block and functionality blocks that must be associated with the same OP7160 card. This string must be unique among all OpCtrl blocks present in the same model.
Board ID	This parameter is the integer value represented by the board index dip-switch of the backplane adapter board to which the OP7160 is connected. The value is in the range of 0 to 31. If the OP7160 is not connected to an adapter board, the value is 0.
Primary Bitstream FileName	This is the name of the primary bitstream to be programmed on the board before the model is loaded. The bitstream must have been produced with RT-XSG and must be available in the model directory at load time. Please note that the name of Bitstream file name should match the board type that is selected in the "Board Type" parameter.
Bitstream Configuration	This is the configuration of the bitstream to be programmed on the OP7160 before the model is loaded. This parameter allows the user to use the same bitstream for several purposes.
Synchronization mode	This popup allows the selection of the Master, Slave or Master with external clock mode of hardware synchronization. Master mode must be used when the OP7160 is selected as the synchronization source of the model. Slave mode can be used when the synchronization source of the model is another Opal-RT card such as OP7160, OP5110, OP5130-XSG, etc. Master with external clock mode must be used when the OpCtrl block acts as the synchronization source but receives the RTSI signal from another device.
Generate External Clock	Not yet supported.
Decimation factor	This parameter is available only when the Slave mode of synchronization is selected. Not yet supported.
Sample Time (s)	This parameter allows the user to specify the sample time for this block, in seconds. The default value is 0, which specifies a continuous sample time (note that the sample time is borrowed from the separated subsystem). These synchronization rules must be respected in the model: A controller block and its related functionality blocks must share the same sample time. If an OpConfigSync block is used and does not specify the OP7160 card as the synchronization source, the sample time must be an integer multiple of the synchronization source sample time specified in the OpConfigSync block. If an OpConfigSync block is used and specifies the OP7160 card as the synchronization source, its sample time must be the fastest rate in the model.
Board Type	Although this block is mainly for controlling OP7160, the user still has several board type options. This can make the board switching process easier for the user.
Secondary used for Simulation	Specifies if other FPGA cards are used. A maximum of 8 cards per block are supported and for each card, one bitstream file is needed. This option is only available for OP7160 and OP7161 Board Types.
Bitstream Filename for Slot 1	The parameter specifies the name of the first bitstream
Bitstream Filename for Slot 3	The parameter specifies the name of the third bitstream
Bitstream Filename for Slot 5	The parameter specifies the name of the fifth bitstream
Bitstream Filename for Slot 7	The parameter specifies the name of the seventh bitstream
Bitstream Filename for Slot 9	The parameter specifies the name of the ninth bitstream
Bitstream Filename for Slot 11	The parameter specifies the name of the eleventh bitstream
Bitstream Filename for Slot 13	The parameter specifies the name of the thirteenth bitstream

Inputs

This block has no inputs.

Outputs

This block has two outputs.

The Error outport returns the following error codes:

Value	Description
0	No error.
-1	Card not detected.
-2	Timeout waiting for a synchronization signal. If the block is in Slave mode, verify that the RTSI synchronization signal is properly connected.
-3	Overrun detected.
-10	This value can be added to the above codes. It signals a hardware mismatch error.

The IDs outport returns the 8 hardware identification codes of the conditioning modules connected to the OP7160 via the backplane adaptor board.

Two identification codes are returned for each slot of the carrier backplane, one for section A and one for section B of the carrier. For example, if an analog carrier OP5220 is installed in slot 1 of the carrier backplane connected to the OP7160, and if one OP5330 module installed in slot A of this carrier and one OP5340 module installed in slot B, the first two hardware IDs are 195 (or 'C3', in hexadecimal notation) and 193 (or 'C1'). Other typical IDs are 235 ('EB') for section A and 234 ('EA') for section B of an OP5251 digital I/O carrier. When no carrier is installed in one slot, both IDs are set to 255 ('FF').

The hardware mismatch error is set when the hardware installed in one slot does not match the hardware required by the OP7160-XSG bitstream for that slot.

Characteristics and Limitations

This block must be run in Hardware Synchronized mode.

Only XHP-mode is presently supported.

Please refer to the RT-XSG documentation for hardware setup.

Direct Feedthrough	No
Discrete sample time	No
XHP support	Yes
Work offline	No