The following block diagram shows the layout of the OP5020XG CPU-based real-time simulator and of the OP4810-IO FPGA processor and I/O expansion unit at the heart of the bundle.
These are top views showing the component placement and interconnection.
