Documentation Home Page ◇ HIL2GO Main Menu
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

Skip to end of metadata
Go to start of metadata

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 3 Current »

The following block diagram shows the layout of the OP5020XG CPU-based real-time simulator and of the OP4810-IO FPGA processor and I/O expansion unit at the heart of the bundle.
These are top views showing the component placement and interconnection.

image-20240924-185553.png

  • No labels

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter