Documentation Home Page ◇ HIL2GO Main Menu
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

HIL2GO-310 - System Overview

Owned by Sylvain Ménard
Last updated: Sept 24, 2024
1 min read

The following block diagram shows the layout of the OP5020XG CPU-based real-time simulator and of the OP4810-IO FPGA processor and I/O expansion unit at the heart of the bundle.
These are top views showing the component placement and interconnection.

image-20240924-195222.png

 

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter