/
Digital cards - Technical Terms Definition

Documentation Home Page Hardware Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

Digital cards - Technical Terms Definition

Page Contents


Performance specifications listed in card pages are under typical operating conditions and room temperatures

This page contains standard definitions for technical terms used across digital input and output cards specification pages.

Signal Edge

DIGITAL INPUTS & OUTPUTS

A digital signal uses discrete values (states 0 and 1). These values are transmitted as a function of time.

Rising edge: transition from low to high state (0 to 1)

Falling edge: transition from high to low state (1 to 0)

tr: Rising time from 10 to 90% of the pulse.

tf: Falling time from 90 to 10% of the pulse.

image-20241213-201954.png
Rise edge and falling edge time respectively

Propagation Delay

DIGITAL INPUTS AND OUTPUTS

The propagation delay for digital cards is defined as the amount of time it takes to a signal to travel from the signal source to the destination.

For OPAL-RT digital input card, the designated propagation delay is from the D-SUB connectors to the FPGA pins. In the case of a digital output card, the propagation delay is from the FPGA signal to the D-SUB connector of the simulator.

image-20250207-161850.png
Propagation delay measurements illustration for digital input / digital output cards

Minimum Pulse

DIGITAL INPUTS AND OUTPUTS

The minimum pulse tmin is defined as the shortest possible pulse width duration that is required to provide signal reliability.

A reliable signal consists of an input signal that meets the minimum time requirement for which the signal must remain in a specific state (hold time) to allow the digital input card to correctly detect the injected signal to be processed, or, for a digital output card, to allow the customer module correctly read the signal from the OPAL-RT output card.

If a pulse is shorter than the minimum pulse, the signal can be incorrectly interpreted by the system.

image-20250204-000759.png
Minimum pulse width

Maximum Toggling Rate

DIGITAL INPUTS AND OUTPUTS

The maximum toggling rate is defined as the highest toggling rate that can be supported by the Digital Output or Digital Input card.

The limit can be defined by the unit's minimum pulse width. But it can also be defined by some other simulator limitation (for example, thermal considerations).

In some cases (but not all the time), the maximum toggling rate can be defined as:

Ex. for a minimum pulse of 20 ns … 1/20 ns = 50 Mb/s

 


Sampling Rate: Maximum Frequency vs. Bit Rate

DIGITAL INPUTS AND OUTPUTS

A sample in digital systems is defined as a signal’s state at a certain point of time.

A sampling rate refers to how many data points (samples) can be taken/generate in a certain amount of time. The sampling rate can be defined in Hertz or bits per second.

MHz: Megahertz

Mb/s: Megabits per second

The relationship between frequency and bitrate can often (but not always) be defined by this figure. For a given signal’s period, two individual bits are present.

Thus, in the case of a clocklike signal like this, the bitrate can be defined as twice the clock signal’s frequency. (ex: 2 Mb/s = 1 MHz.)

image-20250214-162900.png

Oversampling (not Available on all Platforms)

DIGITAL INPUTS ONLY

Oversampling is a process of sampling a signal at a frequency significantly higher than the input signal. Oversampling is performed at the FPGA level, not on the digital input card.

In the timing diagram below, we have an example of a signal sampled at rate of 200 MHz (top waveform vs. DIN input PWM waveform). To oversample this signal, a clock of 400 MHz can be used (twice the main clock sampling rate) (bottom waveform vs. DIN input PWM waveform).

image-20241122-143320.png
Timing diagram for demonstration of oversampling

In OPAL-RT simulators, the oversampling factor can go up to 8 times the basic sampling rate of the FPGA. This feature provides better resolution for time measurements of signals.

The minimum pulse width and the maximum toggling rate of the input signal must always be respected; therefore, some values may not be achievable.

Note that if a minimum pulse of a card is 20 ns and the maximum toggle rate is 2 Mb/s, we cannot measure a 1 MHz PWM with a duty cycle below 2% or above 98%. Between 2% and 98%, it is possible to achieve a 625 ps time resolution at maximum oversampling rate.


Threshold Voltages

DIGITAL INPUTS ONLY

The threshold voltage is the voltage level that distinguishes a “0 (Low)” from a “1 (High)” in digital circuits. When the voltage at the Integrated circuit (IC) input is in the threshold limit, it is interpreted as “High” or a “Low” according to the device threshold specification in datasheet.

When a voltage close to the threshold value is applied, the state becomes unstable without it being known whether it will be “High” or “Low” due to IC variance, fluctuations in the applied voltage, etc., which could cause the IC to malfunction.

image-20250207-182538.png
Threshold example for a device powered with 5 V supply

OPAL-RT has some digital input cards with the option of a programmable threshold voltage. The diagram below, shows an example of dual-input programmable threshold. It illustrates both flexible and independent input thresholds. This feature allows for multiple voltage level, better meeting the customer’s needs. OPAL-RT TECHNOLOGIES recommend configuring the VTL at 1/3 of the signal amplitude and VTH at 2/3 of the signal amplitude. VTL must always be below VTH.

VTL: Voltage input low

VTH: Voltage input high

Typical digital input circuit (with adjustable thresholds VTH and VTL)

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter