Documentation Home Page Power Electronics Add-On for NI VeriStand Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

eHSx32_Dual_PMSM_SH_IO_7868R

Specifications

IO Capabilities

This configuration requires the following FPGA boards. Please refer to the linked product page for additional information.

Quantity

FPGA Board

Quantity

FPGA Board

1

PXIe-7868R

 

 

The PXIe-7868R supports the following features:

IO Type

Details

IO Type

Details

Analog Input

6 CH, 1MS/s, 16-bit, +/- 10V Input Signal Range, Differential

Tunable Gain, Offset, and Min/Max Saturation

Analog Output

18 CH, 1MS/s, 16-bit

User-defined mapping to Analog Outputs available with tunable Gain, Offset, and Min/Max Saturation.

  • Measurements

  • Sinewaves

  • CPU (VeriStand)

  • Dual PMSM SH

Digital Input

32 CH, 80MHz, 3.3V TTL (Connector 1)

Digital Output

16, 10MHz, 3.3V TTL (Connector 0)

User-defined mapping to Digital Outputs available with tunable Polarity.

  • CPU (VeriStand)

  • Encoders

  • PWMs

  • Digital Inputs

 

Refer to 7868 IO Pinout [eHSx32_Dual_PMSM_SH_IO_7868R] to see the IO assignment.

Modeling Capabilities

This configuration includes a pre-compiled firmware/bitfile which contains the following features:

Features

Low Latency Support

⚫ = Supported   ⚪ = Not Supported

 



In features with Low Latency Support, data is transferred between the FPGA and Real Time VeriStand Channels through the Low Latency FPGA Communication Processes. For more information related to communication processes in the Power Electronics Add-On, refer to Processor Assignments

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter