Documentation Home Page Power Electronics Add-On for NI VeriStand Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

Power Electronics Add-On 1.6.0

  • Added a new hardware configuration for the PXIe-7868R ((Archived) eHSx64_IM_IO_7868R) which supports eHSx64 coupled with an Induction machine solver

  • Added a new hardware configuration for the PXIe-7868R (eHSx64_Dual_PMSM_VDQ_IO_7868R) which supports eHSx64 coupled with two high performance PMSM VDQ solvers which can be configured to run in Constant or Variable parameter modes

  • Added a new hardware configuration for two PXIe-7868Rs ((Archived) Dual_eHSx64_Quad_PMSM_VDQ_IO_Dual_7868R) which each support eHSx64 coupled with two high performance PMSM VDQ solvers which can be configured to run in Constant or Variable parameter modes

  • Added a new hardware configuration for the NI FlexRIO platform ((Archived) eHSx128_Dual_PMSM_VDQ_IO_7976R) which supports eHSx128 coupled with two high performance PMSM VDQ solvers which can be configured to run in Constant or Variable parameter modes. Variable parameter mode uses a custom JSON file to configure the machine parameters.  

  • Added a new hardware configuration for the NI FlexRIO platform ((Archived) eHSx128_Dual_PMSM_SH_IO_7976R) which supports eHSx128 coupled with two high performance PMSM SH (spacial harmonics) solvers which can be configured using JMAG RTT files

  • Added support for multi-FPGA hardware configurations

  • Added support for multi circuit model configurations

  • Added support for Gain and Offset parameter updates for the analog output configuration while the simulation is running. See Analog Outputs Section.

  • Added support for configuring digital output mapping. See Digital Outputs Section.

  • Added support for configuring waveform mapping. See Waveforms Section.

  • Added sections for each type of support sensor (encoder, resolver, hall effect) for more intuitive configuration workflow. See Encoder and Resolver for more information.

  • Updated the Target names of each FPGA in a hardware configuration to reduce conflicts with default PXI RIO device names. 

  • Improved error messaging and display at the RT driver level

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323