Documentation Home Page ◇ RT-LAB Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
OpNI60xE Analog Out
Block
Description
The National InstrumentsESeries (or NI60xE) cards feature analog inputs, analog outputs, digital I/O lines and counters. This block monitors the 2 analog output channels.
This block supports a list of PXI and PCI compatible cards. The block automatically updates the list of available voltage ranges depending on the card number selected by the user. Some of the E-Series cards support an external reference voltage (EXTREF pin). For card specific channel resolution, please refer to NI documentation.
Parameters
Bus Type | Select the bus type (PCI or PXI) of the target node in this list. |
---|---|
Card Type | Select the card model on this list. |
PCI index | Enter the PCI index (see definition)of the card on the PCI (or PXI) bus. |
Voltage range | Selectin this list the voltage range that best fits the expected output signal range. |
Reglitching | Select this option to enable the reglitch circuit. This circuit uniformizes the glitches that occur when output lines are updated with new values. For more detailed information, please refer to National Instruments' PCI E Series User Manual. |
Synchro | see definition. |
Inputs
At each calculation step of the model, the block sets the analog output channels to the voltage values provided by the block inputs. The input values are assumed to be in Volts.
When an external voltage is used to define the voltage range, the input values calculated by the model (Vmodel)must be scaled to the external voltage reference value (VExtRef)before being sent to the block. For this reason, it is recommended to connect the external voltage reference signal to an analog input channel so that the model knows its exact value and can use it for scaling the analog outputs.
The actual voltage values submitted to the block should be equal to :
- Vmodel /VExtRef * 10.0V
Three sets of input values must be specified. Each of the three input vectors must specify the voltage values to be set to both analog output channels.
Reset values | Values that will be written to the analog out channels when the reset button is hit. |
---|---|
Pause values | Values that will be written to the analog out channels when the model is in pause mode, that is at initialization or when the pause button is hit. |
Run values | Values that will be written to the analog out channels at each time step. |
Note: To ensure that the pause and reset values be properly written out, it is recommended to set these values in the model subsystem that contains the Op-Ni60xE Analog Out block, and not to provide them from the console subsystem.
Outputs
This block has no outputs.
Characteristics and Limitations
Connector Pin Assignments
The following table gives the description of the signals related to the analog output channels and is followed by the connector pin assignments of the various NIESeries card models.
Signal Name | Signal Description |
---|---|
DACOUT0, DACOUT1 | Analog Output channels. |
AOGND | Analog output ground |
EXTREF | Analog output external voltage reference |
1) Cards NI-6070E (MIO-16E-1),NI-6052E, NI-6040E (MIO-16E-4), NI-6036E, NI-6035E, NI-6030E (MIO-16XE-10), NI-6024E,NI-6011E (MIO-16XE-50):
68-pin I/O
Pin | Description | Pin | Description |
---|---|---|---|
34 | ACH8 | 68 | ACH0 |
33 | ACH1 | 67 | AIGND |
32 | AIGND | 66 | ACH9 |
31 | ACH10 | 65 | ACH2 |
30 | ACH3 | 64 | AIGND |
29 | AIGND | 63 | ACH11 |
28 | ACH4 | 62 | AISENSE |
27 | AIGND | 61 | ACH12 |
26 | ACH13 | 60 | ACH5 |
25 | ACH6 | 59 | AIGND |
24 | AIGND | 58 | ACH14 |
23 | ACH15 | 57 | ACH7 |
22 | DAC0OUT | 56 | AIGND |
21 | DAC1OUT | 55 | AOGND |
20 | EXTREF | 54 | AOGND |
19 | DIO4 | 53 | DGND |
18 | DGND | 52 | DIO0 |
17 | DIO1 | 51 | DIO5 |
16 | DIO6 | 50 | DGND |
15 | DGND | 49 | DIO2 |
14 | +5V | 48 | DIO7 |
13 | DGND | 47 | DIO3 |
12 | DGND | 46 | SCANCLK |
11 | PFI0/TRIG1 | 45 | EXTSTROBE |
10 | PFI1/TRIG2 | 44 | DGND |
9 | DGND | 43 | PFI2/CONVERT |
8 | +5V | 42 | PFI3/GPCTR1_SOURCE |
7 | DGND | 41 | PFI4/GPCTR1_GATE |
6 | PFI5/UPDATE | 40 | GPCTR1_OUT |
5 | PFI6/WFTRIG | 39 | DGND |
4 | DGND | 38 | PFI7/STARTSCAN |
3 | PFI9/GPCTR0_GATE | 37 | PFI8/GPCTR0_SOURCE |
2 | GPCTR0_OUT | 36 | DGND |
1 | FREQ_OUT | 35 | DGND |
2) Cards NI-6071E, NI-6031E:
100-pin I/O
Pin | Description | Pin | Description |
---|---|---|---|
1 | AIGND | 51 | ACH16 |
2 | AIGND | 52 | ACH24 |
3 | ACH0 | 53 | ACH17 |
4 | ACH8 | 54 | ACH25 |
5 | ACH1 | 55 | ACH18 |
6 | ACH9 | 56 | ACH26 |
7 | ACH2 | 57 | ACH19 |
8 | ACH10 | 58 | ACH27 |
9 | ACH3 | 59 | ACH20 |
10 | ACH11 | 60 | ACH28 |
11 | ACH4 | 61 | ACH21 |
12 | ACH12 | 62 | ACH29 |
13 | ACH5 | 63 | ACH22 |
14 | ACH13 | 64 | ACH30 |
15 | ACH6 | 65 | ACH23 |
16 | ACH14 | 66 | ACH31 |
17 | ACH7 | 67 | ACH32 |
18 | ACH15 | 68 | ACH40 |
19 | AISENSE | 69 | ACH33 |
20 | DAC0OUT | 70 | ACH41 |
21 | DAC1OUT | 71 | ACH34 |
22 | EXTREF | 72 | ACH42 |
23 | AOGND | 73 | ACH35 |
24 | DGND | 74 | ACH43 |
25 | DIO0 | 75 | AISENSE2 |
26 | DIO4 | 76 | AIGND |
27 | DIO1 | 77 | ACH36 |
28 | DIO5 | 78 | ACH44 |
29 | DIO2 | 79 | ACH37 |
30 | DIO6 | 80 | ACH45 |
31 | DIO3 | 81 | ACH38 |
32 | DIO7 | 82 | ACH46 |
33 | DGND | 83 | ACH39 |
34 | +5V | 84 | ACH47 |
35 | +5V | 85 | ACH48 |
36 | SCANCLK | 86 | ACH56 |
37 | EXTSTROBE | 87 | ACH49 |
38 | PFIO0/TRIG1 | 88 | ACH57 |
39 | PFI1/TRIG2 | 89 | ACH50 |
40 | PFI2/CONVERT | 90 | ACH58 |
41 | PFI3/GPCTR1_SOURCE | 91 | ACH51 |
42 | PFI4/GPCTR1_GATE | 92 | ACH59 |
43 | GPCTR1_OUT | 93 | ACH52 |
44 | PFI5/UPDATE | 94 | ACH60 |
45 | PFI6/WFTRIG | 95 | ACH53 |
46 | PFI7/STARTSCAN | 96 | ACH61 |
47 | PFI8/GPCTR0_SOURCE | 97 | ACH54 |
48 | PFI9/GPCTR0_GATE | 98 | ACH62 |
49 | GPCTR0_OUT | 99 | ACH55 |
50 | FREQ_OUT | 100 | ACH63 |
3) CardsNI-6025E:
100-pin I/O
Pin | Description | Pin | Description |
---|---|---|---|
1 | AIGND | 51 | PC7 |
2 | AIGND | 52 | GND |
3 | ACH0 | 53 | PC6 |
4 | ACH8 | 54 | GND |
5 | ACH1 | 55 | PC5 |
6 | ACH9 | 56 | GND |
7 | ACH2 | 57 | PC4 |
8 | ACH10 | 58 | GND |
9 | ACH3 | 59 | PC3 |
10 | ACH11 | 60 | GND |
11 | ACH4 | 61 | PC2 |
12 | ACH12 | 62 | GND |
13 | ACH5 | 63 | PC1 |
14 | ACH13 | 64 | GND |
15 | ACH6 | 65 | PC0 |
16 | ACH14 | 66 | GND |
17 | ACH7 | 67 | PB7 |
18 | ACH15 | 68 | GND |
19 | AISENSE | 69 | PB6 |
20 | DAC0OUT | 70 | GND |
21 | DAC1OUT | 71 | PB5 |
22 | RESERVED | 72 | GND |
23 | AOGND | 73 | PB4 |
24 | DGND | 74 | GND |
25 | DIO0 | 75 | PB3 |
26 | DIO4 | 76 | GND |
27 | DIO1 | 77 | PB2 |
28 | DIO5 | 78 | GND |
29 | DIO2 | 79 | PB1 |
30 | DIO6 | 80 | GND |
31 | DIO3 | 81 | PB0 |
32 | DIO7 | 82 | GND |
33 | DGND | 83 | PA7 |
34 | +5V | 84 | GND |
35 | +5V | 85 | PA6 |
36 | SCANCLK | 86 | GND |
37 | EXTSTROBE | 87 | PA5 |
38 | PFIO0/TRIG1 | 88 | GND |
39 | PFI1/TRIG2 | 89 | PA4 |
40 | PFI2/CONVERT | 90 | GND |
41 | PFI3/GPCTR1_SOURCE | 91 | PA3 |
42 | PFI4/GPCTR1_GATE | 92 | GND |
43 | GPCTR1_OUT | 93 | PA2 |
44 | PFI5/UPDATE | 94 | GND |
45 | PFI6/WFTRIG | 95 | PA1 |
46 | PFI7/STARTSCAN | 96 | GND |
47 | PFI8/GPCTR0_SOURCE | 97 | PA0 |
48 | PFI9/GPCTR0_GATE | 98 | GND |
49 | GPCTR0_OUT | 99 | +5V |
50 | FREQ_OUT | 100 | GND |
Direct Feedthrough | No |
---|---|
Discrete sample time | No |
XHP support | Yes |
Work offline | No |
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter