Documentation Home Page ◇ HYPERSIM Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
HYPERSIM Release Notes: 2025.1
- 1 HYPERSIM
- 1.1 Software Toolboxes Installed with HYPERSIM
- 1.2 New features
- 1.3 Improvements
- 1.4 Bug fixes
- 1.5 Unified Database
- 1.5.1 PSCAD
- 1.6 I/O Interfaces
- 1.6.1 OPAL-RT Board
- 1.7 FPGA-Based Power Electronics Toolbox
- 1.7.1 eHS Blockset
HYPERSIM
Software Toolboxes Installed with HYPERSIM
Toolbox | Version Number |
|
---|---|---|
2.21.1 |
|
New features
A new Examples | FPGA-Based Versal Dual Active BridgeUNDEFINED model has been added to demonstrate the usage of the Gen5 eHSx128 solver to compute the outputs of a FPGA-based Dual Active Bridge circuit in real time.
Integrating OEM controller library (DLL) is now possible using the new CIGRE Interface block.
Follows the CIGRE 1.1 guidelines recommended by the IEEE/CIGRE B4.82 working group
Check out the Examples | CIGRE integrator model that includes a forward Euler integrator using a CIGRE DLL
Co-simulate a PHASOR-based model within a HYPERSIM EMT simulation using the new ePHASORSIM Interface block.
Import the phasor-based model using either a ePHASORSIM file
.xlsx
or PSS/E project files (.xlsx
,.raw
and.dyr
)Automatic loadflow computation
Check out the Examples | ePHASORSIM-HYPERSIM CO-SIMULATION model that integrates into HYPERSIM a PHASOR subsystem based on the IEEE 9-bus system. The subsystem includes three generators with exciter control, three step-up transformers, three static loads, and six transmission lines.
A new https://opal-rt.atlassian.net/wiki/x/AQDwJw block has been added, allowing to decouple two discretized system using an inductor.
Improvements
Multiple FPGA-Based Circuit components can now be added into a same HYPERSIM circuit.
Error messages displayed when importing a badly formed UCM definition file (.def) have been improved by now giving, when possible, the exact line number within the file that is incorrect.
Whitespaces in numerical fields are now allowed in Scopeview (DataLogger and FPGA Scope).
Better performances of the
addPinsToDevice
method in thePython API, especially when creating subcircuits with large amount of pins.The error message displayed when running a model containing a eHS block on localhost has been improved to suggest the user to select a compatible real-time target.
Bug fixes
Fixed a stuck progress bar for “Starting Scopeview” when double clicking ScopeView button in HYPERSIM ribbon.
Fixed a UI glitch in the task manager when assigning a processor to a task, the value was not showing the first time the focus is lost by the table cell.
Fixed an error on ScopeView when entering an absolute path to the “Data Sources Chooser” dialog box.
Fixed a UI glitch in the I/O interface when certain parameters were changed with incorrect values, leaving the UI outdated with the internal data.
Fixed loss of connections in Dahsboards with HYPERSIM model when deleting or renaming a sub-circuit.
Fixed flood of logs in the HypConsole when a Dashboard is taking acquisition during a simulation
Fixed an issue with Dashboards when HYPERSIM was installed at the default location.
Fixed an issue with the UCM builder where custom code written by hand in the “AFTER VOLTAGE CALCULATION CODE” section could be overwritten and lost by the UCM builder.
Unified Database
PSCAD
Added parsing of PSCAD Global substitutions
Fixed an import issue with the Control Node blocks
Fixed setSubcircuitScripts() when special characters are present
Fixed the PSCAD parsing of potential Text parameters being values and units
Fixed PSCAD DLLConfig not checking .f90 files for subroutines
Fixed PSCAD special characters messing with exported python strings
I/O Interfaces
OPAL-RT Board
Added support for multiple OPAL-RT Board instances with eHS in the same project.
Improved programming sequence of OP4810/OP4815 platforms to be retrocompatible.
Improved warning logs when attempting to program an OP4810/OP4815 platform without a specified IP.
Improved hardware mismatch warning logs.
Fixed stretched steps appearing when no output connections made for an OP4810/OP4815 platform.
FPGA-Based Power Electronics Toolbox
eHS Blockset
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter