Documentation Home Page ◇ eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
SPS Block Library
- eHS Variable Load - efsVariableLoad
- Generic Machines - efsCpuGenericMachines
- Resolver Encoder Sensors - efs_ResolverEncoderSensors
- Variable Load Parameter - efsCpuVariableLoadParameterCfg
- Variable Load Configurator - efsCpuVariableLoadCfg
- 24-Phase H-Bridge Inverter - efs24PhHBridgeInverter
- 24-Phase Hysteresis Controller - efs24PhHystCtrl
- 24-Phase Permanent-Magnet Synchronous Machine - efs24PhMotor
- Analog Input Differential Rescaling Controller - efs_cpuAIDR
- Analog Out Mapping Rescaling V2 Control Panel - efs_cpuAOMRV2ControlPanel
- Chassis Selection - efsChassisSelection
- Analog Out Mapping and Adjustments - efs_cpuAOut_Mapping
- CPU stubline configuration - efsCpuEhsStubline
- Digital Output Mapping - efsCpuDigitalOutputMapping
- Dual Angle Sensors with faults CPU - efs_cpuAngleSensorsWFaults
- Dual eHS - efs_Dual_eHS
- Dual PMSM Motors SH v1 - efs_cpuPMSM_SH
- Dual PMSM Motors SH Advanced Command - efs_cpuAdvancedCommandSH
- Dual PMSM Motors SH v2 - efs_cpuPMSM_SHv2
- Dual PMSM Motors VDQ Advanced Command - efs_cpuAdvancedCommand
- Dual PMSM Motors VDQ - efs_cpuPMSM_VDQ
- Dual Vabc Test Sources Block - efs_cpuDualVabcTestSources
- eHS Data Convert for SFP - efs_ehs_sfp
- eHS Gen3 SPS DEPRECATED - efs_eHSGen3
- eHS Offline simulation - efs_eHS_Offline
- eHS Solver License Class - efs_FindLicenseClass
- eHSx32 for OP4200 - efs_eHSOP4200
- eHSx64 Command block - efs_eHSx64
- Foster thermal network - efsFosterNetwork
- FPGA 2 inputs dot product configuration block - efsCpuTwoInputDotProduct
- FPGA 64-to-64 Interconnect Controller Block - efs_cpuInterconnect64
- FPGA 64-to-64 Interconnect Controller Panel - efs_cpuInterconnect64ControlPanel
- FPGA Discrete 1-Phase PLL - efs_cpuOnePhasePLL
- FPGA First-Order Filter - efs_cpuFirstOrderFilter
- FPGA PI Controller - efs_cpuPI
- FPGA PID Controller - efs_cpuPID
- FPGA Second-Order Filter - efs_cpuSecondOrderFilter
- Generic High Speed Communication Block for eHS - efs_inter_ehs_sfp
- Generic Machines Brushless DC Machine BLDC Model - efsCpuGenericMachinesBldcModel
- Generic Machines Induction Machine Model - efsCpuGenericMachinesImModel
- Generic Machines Permanent Magnet Synchronous Machine PMSM Model - efsCpuGenericMachinesPmsmModel
- Generic Machines Synchronous Machine Model - efsCpuGenericMachinesSmModel
- Induction Machine Command - efs_cpuIM
- Inverter Solver with Boost Command - efs_cpuInverter_wboost
- Left side / Right side stubline - efsEhsStubline
- Resolver Encoder Mapping - efs_ResolverEncoderMapping
- RT-XSG Scope Series - efsCpuScopeSeries
- RT-XSG Scope Series Control - efsCpuScopeSeriesCtrl
- Selectable Digital Input - efs_cpuSelectableDI
- Selectable Digital Output - efs_cpuSelectableDO
- Machine Interface Parallel to Parallel and Serial to Parallel Wrapper - efs_cpuP2PS2P_Wrapper
- Solver Time Step Counter - efs_ehsTimeStepCounter
- Switched-Reluctance Motor - efs_cpuSRM
- Switched Reluctance Motor Hysteresis Controller - efs_cpuSrmHysteresisController
- Switching function configuration - efsCpuSwitchingFunctionCfg
- Thermal losses feature - efs_thermal_losses
- Time-multiplexed Capacitor Differential Equation Solver Configuration - efs_cpuTMCDE
- Vabc Test Source - efs_cpuVabcTestSources
- eHS Frequency dependent line block - efsEhsFrequencyDependent
- Parallel to Parallel Interface - efs_cpuP2P
- Serial to Parallel Interface - efs_cpuS2P
- Conf File writing Conventions
- Analog Out Mapping Rescaling V1 Control Panel - efs_cpuAOMRControlPanel
- CPU Power Measurement Configuration - efs_Monitoring_cpuPowerBlock
- eHS Gen4 SPS - efs_eHSgen4
- Half Line - efsEhsHalfLine
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter