Custom logoCustom icon
Templates

eHS FPGA-based Power Electronics Toolbox

  • All content
  • Space settings
  • Back to Home Page
    Back to Home Page
     This trigger is hidden
  • RT-LAB Documentation
    RT-LAB Documentation
     This trigger is hidden
  • HYPERSIM Documentation
    HYPERSIM Documentation
     This trigger is hidden
  • OPAL-RT Schematic Editor Documentation
    OPAL-RT Schematic Editor Documentation
     This trigger is hidden
  • RT-XSG Documentation
    RT-XSG Documentation
     This trigger is hidden
  • MMC User Documentation
    MMC User Documentation
     This trigger is hidden
  • Hardware Products Documentation
    Hardware Products Documentation
     This trigger is hidden
  • Download Latest Software Version
    Download Latest Software Version
     This trigger is hidden
  • Support Knowledge Base
    Support Knowledge Base
     This trigger is hidden
  • Contact Technical Support
    Contact Technical Support
     This trigger is hidden
Results will update as you type.
  • •
    Introduction
  • eHS Solver
  • Supported features
  • Latest Official Firmware Documentation
  • What's New in 2.21?
  • Workflows/Use case (Tutorials)
    • Using eHS with Schematic Editor
      • Quick start guide : Run a model on FPGA using the Schematic Editor
        • Block Library
          • Schematic Editor Block Library
          • SPS Block Library
            • •
              eHS Variable Load
            • Generic Machines
            • •
              Resolver Encoder Sensors
            • •
              Variable Load Parameter
            • •
              Variable Load Configurator
            • •
              24-Phase H-Bridge Inverter
            • •
              24-Phase Hysteresis Controller
            • •
              24-Phase Permanent-Magnet Synchronous Machine
            • •
              Analog Input Differential Rescaling Controller
            • •
              Analog Out Mapping Rescaling V2 Control Panel
            • •
              Chassis Selection
            • •
              Analog Out Mapping and Adjustments
            • •
              CPU stubline configuration
            • •
              Digital Output Mapping
            • •
              Dual Angle Sensors with faults CPU
            • •
              Dual eHS SPS
            • •
              Dual PMSM Motors SH v1
            • •
              Dual PMSM Motors SH Advanced Command
            • •
              Dual PMSM Motors SH v2
            • •
              Dual PMSM Motors VDQ Advanced Command
            • •
              Dual PMSM Motors VDQ
            • •
              Dual Vabc Test Sources Block
            • •
              eHS Data Convert for SFP
            • •
              eHS Gen3 SPS DEPRECATED
            • •
              eHS Offline simulation
            • •
              eHS Solver License Class
            • •
              eHSx32 for OP4200
            • •
              eHSx64 Command block
            • •
              Foster thermal network
            • •
              FPGA 2 inputs dot product configuration block
            • •
              FPGA 64-to-64 Interconnect Controller Block
            • •
              FPGA 64-to-64 Interconnect Controller Panel
            • •
              FPGA Discrete 1-Phase PLL
            • •
              FPGA First-Order Filter
            • •
              FPGA PI Controller
            • •
              FPGA PID Controller
            • •
              FPGA Second-Order Filter
            • •
              Generic High Speed Communication Block for eHS
            • •
              Generic Machines Induction Machine Model
            • •
              Generic Machines Permanent Magnet Synchronous Machine PMSM Model
            • •
              Generic Machines Synchronous Machine Model
            • •
              Induction Machine Command
            • •
              Inverter Solver with Boost Command
            • •
              Left side / Right side stubline
            • •
              Resolver Encoder Mapping
            • •
              RT-XSG Scope Series
            • •
              RT-XSG Scope Series Control
            • •
              Selectable Digital Input
            • •
              Selectable Digital Output
            • •
              Machine Interface Parallel to Parallel and Serial to Parallel Wrapper
            • •
              Solver Time Step Counter
            • •
              Switched-Reluctance Motor
            • •
              Switched Reluctance Motor Hysteresis Controller
            • •
              Switching function configuration
            • •
              Thermal losses feature
            • •
              Time-multiplexed Capacitor Differential Equation Solver Configuration
            • •
              Vabc Test Source
            • •
              eHS Frequency dependent line block
            • •
              Parallel to Parallel Interface
            • •
              Serial to Parallel Interface
            • Conf File writing Conventions
            • •
              eHS Gen4 SPS
            • •
              Half Line
            • •
              CPU Power Measurement Configuration
            • •
              Analog Out Mapping Rescaling V1 Control Panel
          • XSG Block library
      • •
        Quick start guide : Update a model on FPGA using the Schematic Editor
      • •
        User Notifications from FPGA Power Electronic Toolbox
      • •
        How to integrate eHS Block
      • •
        FPGA-based Power Electronics Toolbox Produced Content
      • How to tune eHS solver specific parameters
      • •
        How to integrate a firmware containing external models in the Schematic Editor
      • •
        How to tune machine snubbers
      • •
        eFPGASIM with RT-XSG Module - Rules and recommendations
      • •
        How to connect digital signals to eHS Gating Inputs with Schematic Editor
      • •
        How to create FPGA-based Custom Model compatible with Schematic Editor workflow
      • •
        How-to decouple eHS Gen5 circuit to improve minimum time step