Documentation Home Page ◇ RT-LAB Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
Common Digital Out
Block
Mask
Description
The Digital Out block is used to transfer 0/1 values to be applied to the digital output channels of OP5354 module (16 Digital Out conditioning module) installed a different type of carrier compatible with the selected FPGA board.
The data values are transferred to the FPGA from the RT-LAB model through one DataIn port of the bitstream, via the PCIe bus of the target computer.
Each bitstream using Digital Output channels comes with a configuration file which lists the Data port number and the corresponding OP5354 location in the system. The configuration file name is the same as the bitstream file name entered in the OpCtrl block, with the extension .conf instead of .bin. The configuration file name is the same as the bitstream file name entered in the OpCtrl block, with the extension .conf instead of .bin. This configuration file uses different parameters to describe the location of the OP5353 channels, depending on the FPGA associated to the controller they are attached to:
Board | Configuration |
---|---|
OP5142 | The slot number ranges from 1 to 4. Each slot has two modules (i.e. two cards). |
The module (A or B) is the location of the card on the carrier. Module 'A' refers to the card at the front of the simulator and module 'B' refers to the card at the back of the simulator for the slot in question. | |
The subsection ranges from 1 to 4. It is a subset of 8 channels for the card in question. Subsection 1 = returns channels 00 to 07 Subsection 2 = returns channels 08 to 15 Subsection 3 = returns channels 16 to 23 Subsection 4 = returns channels 24 to 31 | |
ML605 | The slot number ranges from 1 to 4. Each slot has two modules (i.e. two cards). |
The module (A or B) is the location of the card on the carrier. Module 'A' refers to the card at the front of the simulator and module 'B' refers to the card at the back of the simulator for the slot in question. | |
The subsection ranges from 1 to 4. It is a subset of 8 channels for the card in question. Subsection 1 = returns channels 00 to 07 Subsection 2 = returns channels 08 to 15 Subsection 3 = returns channels 16 to 23 Subsection 4 = returns channels 24 to 31 | |
OP7160/OP7161 | The slot number ranges from 1 to 16. Each slot has one module (one card). |
The Section A or B is obsolete for OP7000 I/O box. | |
The subsection ranges from 1 to 4. It is a subset of 8 channels for the card in question. Subsection 1 = returns channels 00 to 07 Subsection 2 = returns channels 08 to 15 Subsection 3 = returns channels 16 to 23 Subsection 4 = returns channels 24 to 31 | |
VC707 | The slot number ranges from 1 to 4. Each slot has two modules (i.e. two cards). |
The module (A or B) is the location of the card on the carrier. Module 'A' refers to the card at the front of the simulator and module 'B' refers to the card at the back of the simulator for the slot in question. | |
The subsection ranges from 1 to 4. It is a subset of 8 channels for the card in question. Subsection 1 = returns channels 00 to 07 Subsection 2 = returns channels 08 to 15 Subsection 3 = returns channels 16 to 23 Subsection 4 = returns channels 24 to 31 | |
OP4500/TE0741 | The slot number ranges from 1 to 2. Each slot has two modules (i.e. two cards). |
The module (A or B) is the location of the card on the carrier. Seen from the back of the simulator, the module 'A' is the leftmost card on the corresponding group and module 'B' is the right-most card. | |
The subsection ranges from 1 to 4. It is a subset of 8 channels for the card in question. Subsection 1 = returns channels 00 to 07 Subsection 2 = returns channels 08 to 15 Subsection 3 = returns channels 16 to 23 Subsection 4 = returns channels 24 to 31 |
The user must refer to the configuration file (opened with any text editor) for selecting the DataIn port number for the desired Digital Output channels. The Digital Out block then parses the configuration file and displays the Slot, Section and Sub-section values corresponding to the DataIn port number in the 'Slot infos' parameter.
The maximum number of Digital Output channels controlled by one Digital Out is limited by the size of the subset of channels in one sub-section. This number can vary between 1 and 32 and is usually set to 8.
Parameters
ControllerName | Bind this block to an OpCtrl block by entering the same 'Controller Name' as specified in the OpCtrl block The OpCtrl block controls initialization of the settings of one specific FPGA card in the system.ah |
---|---|
DataIn port number | Enter the number of the DataIn port to be controlled by this block, in the range [1:64] for the VC707, TE0741 and OP48xx FPGAs and [1:32] for all others. |
Slot infos | This non-editable parameter displays the physical location of the digital output channels related to the selected DataIn port, as obtained from the parsing of the configuration file. |
Maximum number of DOut channels controlled by this block | This non-editable parameter displays the number of channels in one sub-section listed in the configuration file. |
Number of DOut channels | Enter the number of channels for which data values will be transmitted at each calculation step. This number must be less than or equal to the value of the 'Maximum number of DOut channels' parameter. The data transfer mechanism between RT-LAB and the FPGA card does not allow the selection of individual channels in the sub-section of channels. The data supplied by the block will thus apply to the N first channels of the sub-section, where N is the value of the 'Number of DOut channels' parameter. |
Inputs
Vals: This input supplies the 0/1 values for the subset of channels selected.
Outputs
Status: This output returns the following values:
Value | Description |
---|---|
0 | No error. |
-1 | Block could not be matched with an OpCtrl block (check the 'controller Name' value), or FPGA card initialization problem. |
-2 | Internal memory initialization problem. |
Characteristics and Limitations
Connector Pin Assignments
The user should refer to the carrier documentation for connector pin assignments.
Direct Feedthrough | No |
---|---|
Discrete sample time | Inherited |
XHP support | Yes |
Work offline | No |
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter