Documentation Home Page eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

Discrete 1-Phase PLL - efs_xsgPLL

Block


Table of Contents

Description

This block implements a one-phase discrete phase-lock loop. It includes configurable PID controller, second-order filter and discrete rate limiter.


Mask


Inputs

S: This input must be a XFloat8_24 signal. It is the controlled signal for which the phase needs to be locked.

rst: This input must be a UFix1_0 or Bool signal. When active, the internal state variables are reset to their initial condition.

PID Params: This input must be connected to the PID Control Unpacking block. It contains the controller parameters as set from the PLL control block located in the RT-LAB simulation model.

Filter Params: This input must be connected to the Second-Order Filter Unpacking block. It contains the filter parameters as set from the PLL control block located in the RT-LAB simulation model.

Rate Limiter Params: This input must be connected to the Discrete Rate Limiter Unpacking block. It contains the rate limiter parameters as set from the PLL control block located in the RT-LAB simulation model.


Outputs

Theta: This output is the output phase of the PLL (UFix23_23).

Frequency: This output is the output frequency of the PLL (XFloat8_24).


Characteristics and limitations

Direct FeedthroughNO
Discrete sample timeYES
XHP supportN/A
Work offlineYES


If you require more information, please contact https://www.opal-rt.com/contact-technical-support/.

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter