Documentation Home Page ◇ eHS Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
XSG Block library
- Sylvain Ménard
Owned by Sylvain Ménard
- Analog Output Mapping and Rescaling Block V2 - efs_xsg4AOut_MappingV2
- FLWS Filter - efs_xsgFLWS_Filter
- 1D-LookUp Table for XSG - efsXsg1DLut
- Variable state space block - efsXsgVariableLoad
- SFP Mapping and Communication Block - efs_sfp_mapping_communication
- FLWS Mapping and Rescaling Block - efs_xsgFLWS_Mapping
- Analog Output Mapping and Rescaling Block V2 - efs_xsgAOut_MappingV2
- Angle Sensor Emulator block - efs_xsgAngleSensors
- Capacitor Differential Equation Solver - efs_xsgCapacitor
- Digital Output Mapping - efsXsgDigitalOutputMapping
- Discrete 1-Phase PLL - efs_xsgPLL
- Discrete First-Order Filter Single floating-point - efs_xsgFirstOrderFilter
- Discrete Second-Order Filter - efs_xsgSecondOrderFilter
- Dual PMSM Model - efs_xsgDualPmsm
- Dual PMSM SH Solver block - efs_xsgDualPMSMSH
- Dual PMSM VDQ Solver block - efs_xsgDualPMSMVDQ
- Dual Resolver Encoder - efsXsgDualResolverEncoder
- eHS solver for RT-XSG block - efs_eHS_Fpga
- eHS solver for RT-XSG block - efs_eHSGen3_Fpga
- eHS to Machines Mapping Interface - efs_xsgEhsMachineMapping
- FPGA 64-to-64 Interconnect Block - efs_xsgInterconnect64
- Analog Output Mapping and Rescaling Block - efs_xsgAOut_Mapping
- Analog Input Differential Rescaling Block - efs_xsgAIDR
- eHS Gen3s Solver for XSG - efs_xsgeHSGen3s
- eHS Gen4 Solver for XSG - efs_xsgeHSGen4
- Frame-based LightWeight Serial FLWS Protocol for RT-XSG models - efs_xsgFLWS
- Frequency dependent line - efsXsgFrequencyDependentLine
- Generic Machines block - efsXsgGenericMachine
- Induction Machine Solver block - efs_xsgInductionMachine
- Initialization Bus Address Filter - efsXsgInitAddrFilter
- Initialization Bus Data ID filter - efsXsgInitDataIdFilter
- Initialization Bus Param ID filter - efsXsgInitParamIdFilter
- Initialization Bus Ram Interface - efsXsgInitRamInterface
- Initialization Decoder - efsXsgInitDecoder
- Integrator - efs_xsgIntegrator
- Machine to eHS Interface 4x and 8x - efs_xsgMachineToEhsInterface
- Mechanical Model - efsXsgMechanicalModel
- Parallel to Parallel Interface - efs_xsgP2P
- PI Controller - efs_xsgPI
- PID Controller - efs_xsgPID
- Resolver Encoder block - efs_xsgResolverEncoder
- Route Mechanical Signals block - efs_xsgRouteMechanicalSignals
- RT-XSG Scope Block - efs_XSGScope
- RT-XSG Scope Series Block - efsXsgScopeSeries
- Saturable transformer - efsXsgXFOSat
- Selectable Digital Input - efs_xsgSelectableDI
- Selectable Digital Output - efs_xsgSelectableDO
- Serial to Parallel Interface - efs_xsgS2P
- Switched Reluctance Machine Solver block - efs_xsgSwitchedReluctanceMachine
- Time-multiplexed Capacitor Differential Equation Solver - efs_xsgTMCDE
- XSG thermal losses block - efsXsgThermalLosses
- FPGA Power Measurement - efs_Monitoring_fpgaPowerBlock
- FPGA Min Max Measurement Block - efs_Monitoring_fpgaMinMaxBlock
- SFP Data Type Convert for FLWS - efs_sfp_FLWS
- Custom Model XSG - efs_xsgCustomModel
- eHS Gen5 Solver for XSG - efs_xsgeHSGen5
- Digital Input Mapping Block - efs_xsgDigitalInputMapping
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter