Documentation Home Page RT-XSG Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

TSDO

Block

Block

Mask

Mask

Description

The 8-bit Time-Stamped Digital Outputs block provides individual control over the state of each digital output pin. The block is able to generate edges on the output signals according to a timestamp corresponding to the delay of the occurrence of these events relative to the synchronization pulse train. This feature is used to lower the bandwidth needed to transmit high-resolution digital data between computation nodes, comparing to the transmission of the integral raw data.

Parameters

Number of channels (1..8)This parameter sets the number of channels to control. The controlled channel numbers are in the range 1 to the number specified by this parameter. The remaining channels, if any, are disregarded.
Signal polarity is set...This parameter determines the mean by which the signal polarity is set. It can be either set by a block input port or by a block parameter.
Signal polarityIf the developer chose to specify the polarity as a block parameter, this entry is made available. The value entered should be a string of zeroes and ones that correspond to the polarity of each of the input lines, in a little-endian fashion (i.e., from the highest-numbered channel to the lowest-numbered). A ‘0’ for this parameter means that the signal is active-low, which means that a ‘Low’ output voltage is generated for a ‘1’ and a ‘High’ input voltage is generated for 0. A 1 for this parameter means that the signal is active-high (default), which means that a Low input voltage is generated for a 0 and a High input voltage is generated for a 1.
Generate error on invalid timestampThe developer can use this checkbox to add an output to the block giving an error status related to an invalid timestamp. Invalid timestamps occur when the events requested during a calculation step are not in chronological (ascending delay) order. An error is also generated if the calculation step is too short to generate the signals for each of the requested events (i.e. the last timestamp overflows the calculation step duration).
Generate error on event data lossThe developer can use this checkbox to add an output to the block giving an error status related to a loss of data. Data may be lost and this flag activated if more than 512 events are requested between two synchronization (ModelSync) pulses.

Inputs

TSDOut

TSDOut packet, normally generated by the corresponding block in the RT-Lab model. The format of the data is the following, in addition to a 33rd bit set active when a new event is requested and available in the packet (a valid bit). 

  • Bit 31 Last Data
  • Bit 30 LoadToggle
  • Bits 8-29 Timestamp
  • Bits 0-7 Status

The LoadToggle bit indicates the meaning of the Status field. If LoadToggle is equal to 1, the Status field is in the load mode and equal to the state of the output lines after the event. If LoadToggle is equal to 0, the Status field is in the toggle mode and indicated which input line(s) has(ve) toggled during the current event. The Timestamp field is the delay of the occurrence of the event relative to the preceding synchronization pulse, in the number of clock ticks. Finally, the LastData field is used to indicate that the currently sent data is the last event information to be received during the current timestep.

Note: All data received during a timestep are to be applied during the following time step. Data are stored in an internal buffer that is read-only upon the reception of the synchronization signal indicating the beginning of the next step. It is strongly recommended to connect the TSDO block to the corresponding generator block in an RT-LAB subsystem, via a DataIN block in the RT-XSG model. This block will generate accurately all the fields of the TSDOut input port according to its inputs.

PolarityThis port is available only if the developer has chosen to provide the signal polarity from a block input port. The vector entered should be a concatenation of zeroes and ones that correspond to the polarity of each of the output lines, in a little-endian fashion (i.e., from the highest-numbered channel to the lowest-numbered). A ‘0’ for this parameter means that the signal is active-low, which means that a ‘Low’ input voltage is interpreted as a ‘1’ and a ‘High’ input voltage is interpreted as a ‘0’. A ‘1’ for this parameter means that the signal is active-high (default), which means that a ‘Low’ input voltage is interpreted as a ‘0’ and a ‘High’ input voltage is interpreted as a ‘1’.

Outputs

HSOutThis signal is a concatenation of all the output lines. Is the port width is equal to the requested number of channels.
TimestampErrorThis output port is the ‘Timestamp error’ flag and is available only upon request from the corresponding mask parameter.
DataLossErrorThis output port is the ‘Data loss error’ flag and is available only upon request from the corresponding mask parameter.

Characteristics and Limitations

The minimal delay between two events should be 40 ns. If two events are predicted in the range of 40 ns, the last one will be delayed to 40 ns from the first event.

Direct FeedthroughN/A
Discrete sample timeN/A
XHP supportN/A
Work offlineYES

OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter