Documentation Home Page ◇ RT-XSG Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
Convert Single Floating Point FPGA to Double
- Sylvain Ménard
Owned by Sylvain Ménard
Block
Mask
Description
This block converts a single floating-point (FPGA) input from RT-XSG to a standard double number.
It takes a uint32 as the input and returns a double.
Parameters
This block has no parameter.
Inputs
| SFP | This port receives a signal uint32 format, the first bit is for the sign, then there are 8 bits for the exponent and 23 bits for the significand. |
|---|
Outputs
| DBL | This is a signal in the double format from Simulink. |
|---|
Characteristics and Limitations
Vectors are not supported by this block.
| Direct Feedthrough | N/A |
|---|---|
| Discrete sample time | YES |
| XHP support | YES |
| Work offline | YES |
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323
Follow OPAL-RT: LinkedIn | Facebook | YouTube | X/Twitter