Documentation Home Page ◇ RT-XSG Toolbox Home Page
Pour la documentation en FRANÇAIS, utilisez l'outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.
Convert Double to Single Floating Point FPGA
Block
Mask
Description
This block converts a standard double input from Simulink to a single floating-point (FPGA) number for use in RT-XSG.
It takes a double as the input and returns a uint32.
Parameters
This block has no parameter.
Inputs
| DBL | Receives a signal in the double format from Simulink. |
|---|
Outputs
| SFP | This is an output signal, in the uint32 format. The first bit is for the sign, then there are 8 bits for the exponent and 23 bits for the significand. |
|---|
Characteristics and Limitations
Vectors are not supported by this block.
| Direct Feedthrough | N/A |
|---|---|
| Discrete sample time | YES |
| XHP support | YES |
| Work offline | YES |
OPAL-RT TECHNOLOGIES, Inc. | 1751, rue Richardson, bureau 1060 | Montréal, Québec Canada H3K 1G6 | opal-rt.com | +1 514-935-2323